M

New College Grad - CMOS & Metallization Test Structure Design and Layout

Micron Technology Tlaquepaque, Jalisco, Mexico

onsitefull-time
Posted Jan 8, 2026Apply by Jun 30, 1970

Role & seniority: Process Development Engineer (memory test-structure focus); seniority not specified.

Stack/tools: Cadence Virtuoso (layout/schematic), Calibre; HSPICE; EDA/verification; UNIX shell scripting; Perl, Skill; knowledge of memory array designs, fab processes, DFM/OPC.

Top 3 responsibilities

  • Support process development for memory cell-based test structures across Process Integration, Product/Die Design, Electrical Characterization, Advanced Mask Development, and design-rule teams; monitor silicon health.

  • Implement novel solutions to study failure mechanisms; perform parametric correlation and debug to ensure design accuracy; interpret DUT definitions and deliver completed TEGs.

  • Drive decisions using data/metrics; contribute to design debug based on silicon learning.

Must-have skills

  • Master’s degree in Electrical, Computer, or Microelectronic Engineering.

  • Hands-on experience with Cadence Virtuoso and Calibre; strong circuit design, layout, schematic, and verification (DRC/LVS, circuit simulation with HSPICE).

  • Solid knowledge of semiconductor device physics, operation, parametric testing, and DFM; familiarity with memory architectures, fab processes, and failure modes.

  • Ability to interpret DUT definitions, deliver TEGs; proficiency in Perl, Skill, and UNIX shell scripting; design debug stemming from silicon learning.

Nice-to-haves

  • Advanced knowledge of silicon processes, mask development, and OPC.

  • Experience in design

Full Description

Responsibilities will include, but are not limited to: Support process development activities through memory cell-based test structure solutions by actively engaging with Process Integration, Product and Die Design, Electrical Characterization, Advanced Mask Development and Design Rule teams. Implement novel solutions as the need arises to study the failure mechanisms and to monitor the health of silicon. Assist with parametric correlation and debug to ensure design accuracy. - Master's degree in Electrical, Computer, or Microelectronic Engineering - Hands-on experience with EDA tools (Cadence Virtuoso Layout and Schematic Editor, Calibre). - Strong circuit design, layout, schematic, and verification skills including DRC, LVS, and circuit simulation (HSPICE). - Strong knowledge of semiconductor device physics, operation, parametric testing, and DFM. - Familiarity with memory array design architectures, fab processes, and failure modes. - Ability to interpret DUT definitions and deliver completed TEGs. - Willingness to learn new skills and explore unfamiliar concepts. - Ability to drive decisions through data and metrics - Proficiency in Perl, Skill code, and UNIX shell scripting languages. - Experience in design debug based on silicon learning. - Advanced knowledge of silicon processes, mask development and OPC processes. "The specified role does not encompass the following responsibilities: Finalization of sales agreements or the execution of sales contracts is prohibited. The role also does not carry the authority to make definitive decisions regarding contracts, be it their conclusion or termination. Furthermore, the role is not designed to involve participation in pricing negotiations or the authorization of contracts. These activities fall beyond the permissible duties of the position." We are an industry leader in innovative memory and storage solutions transforming how the world uses information to enrich life for all. Every day, the innovations that our people create fuel the data economy, enabling advances in artificial intelligence and 5G applications that unleash opportunities — from the data center to the intelligent edge and across the client and mobile user experience. AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.

Electrical EngineeringComputer EngineeringMicroelectronic EngineeringEDA ToolsCircuit DesignLayoutSchematicVerification SkillsSemiconductor Device PhysicsParametric TestingDFMMemory Array DesignDebugPerlSkill CodeUNIX Shell ScriptingSilicon Processesmulti-location

Cookies & analytics consent

We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.

Read how we use data in our Privacy Policy and Terms of Service.