Design Engineer II - Verification
Cadence Design Systems • Nanjing City, Jiangsu, China
Salary: 100 Best Compa
Role & seniority: Design Engineer – Verification; mid-level Digital IC Verification Engineer (Master’s with 1+ year or Bachelor’s with 2+ years)
Stack/tools: Digital IC verification; ASIC verification flow; UVM test-bench architecture; verification test-bench development; SV, Perl/Python, Makefile
Top 3 responsibilities
-
Define verification plan based on IP design SPEC
-
Lead verification team to achieve coverage-driven verification goals
-
Maintain and develop verification test-benches; ensure milestone delivery
Must-have skills
-
Master’s (1+ year) or Bachelor’s (2+ years) in digital IC verification
-
Experience with successful ASIC tape-out
-
Proficiency with UVM test-bench architecture and test-bench development
-
Programming/scripting: SV, Perl/Python; Makefile
-
Strong self-motivation and communication in English and Mandarin
Nice-to-haves
-
Deep understanding of ASIC verification flow and milestone tracking
-
Demonstrated leadership or team coordination experience
-
Location & work type: Nanjing, China; Full-time (on-site)
Full Description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Design Engineer – Verification Location: Nanjing Position Description: Specific duties include: - Responsible for verification plan define based on IP design SPEC. - Lead verification team to achieve the coverage driven verification goals. - Verification Test-Bench maintain and development. - Deep understanding on ASIC verification flow, responsible for milestone delivery check Position Requirements: - Master degree with 1+ years or bachelor with 2+ years as an experienced digital IC verification. - Experienced in successful tape-out of ASIC chips - Familiar to UVM test-bench architecture and experienced on test-bench development. - Self-motivation with communication skills (spoken and written English and Mandarin) - Experienced in coding of SV, Perl/Python, Makefile We’re doing work that matters. Help us solve what others can’t. Additional Jobs Equal Employment Opportunity Policy: Cadence is committed to equal employment opportunity throughout all levels of the organization. Read the policy(opens in a new tab) We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com. Privacy Policy: Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab). E-Verify Cadence participates in the E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64K) Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences. Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence. Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.