Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Astera Labs • San Jose, California, United States
Salary: $185,000 - $230,000 / year
Role & seniority: Principal Validation Engineer (senior, lead role in post-silicon validation)
Stack/tools: mixed-signal systems; high-speed PHYs/retimers; NRZ/PAM4; PLL/CTLE/DFE concepts; signal integrity test gear (protocol analyzers, BERT, real-time and sampling scopes, TDR, VNA); Python; DSP hardware platforms; familiarity with I2C/I3C/SPI; IEEE 802.3x Ethernet
Design, develop, and execute comprehensive characterization and validation plans; define test requirements and automation
Perform hands-on validation, debugging, silicon bring-up, interop, and performance optimization; provide data-driven RCA and recommendations
Collaborate cross-functionally (design, firmware, system) and document findings; drive validation best practices and compliance reporting
Bachelor's in Electrical Engineering (Master’s preferred); 10+ years hands-on mixed high-speed lab experience
Experience with protocol analyzers, BERT, real-time/sampling scopes, TDR, VNA; debugging retimers, clocking, and equalization
Strong NRZ/PAM4 expertise; jitter/CDR/PLL behavior, crosstalk, power integrity; post-silicon validation of high-speed PHYs
Problem-solving, analytical skills; excellent written/verbal communication
Experience in mixed-signal testing, characterization, validation and compliance
Familiarity with signal integrity methodologies; Python and C/C++ skills
Knowledge of Ethernet IEEE 802.3x
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.