We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Senior AI/ML Design Verification Engineer at Qualcomm - QATestingJobs.com
Senior AI/ML Design Verification Engineer
Qualcomm • Markham, Ontario, Canada
onsitefull-time
Salary: C$104,900 - C$154,900 / year
Posted Jan 21, 2026Apply by Jul 20, 2026
Role & seniority: ASIC Design Verification Engineer (mid-level; minimum 1–2+ years in ASIC verification; bachelor’s with 2+ yrs, master’s with 1+ yr, or PhD)
Stack/tools: SystemVerilog, SystemVerilog Assertions (SVA), formal verification tools (e.g., Synopsys VC Formal, Cadence JasperGold, Siemens Questa Formal), UVM/SystemVerilog for functional verification, reference model integration (C/SystemC/Python), scripting (Python, Perl, Tcl, shell)
Top 3 responsibilities
Develop block-level verification strategies and formal test plans for AI/ML/DSP IP; write assertions, cover properties, interface checkers
Build/maintain formal verification environments; analyze formal/coverage results and drive model convergence; align formal and UVM-based verification
Collaborate with RTL design/architecture, debug issues using formal methods, contribute to verification flow (RTL code coverage, functional coverage, gate-level checks)
Must-have skills
Strong digital design fundamentals; experience with SVA for protocol/control logic validation
Hands-on experience with at least one formal tool (VC Formal, JasperGold, Questa Formal)
Hands-on functional verification with SystemVerilog/UVM; knowledge of reference models
Scripting for automation (Python, Perl, Tcl, shell); good analytical/problem-solving
Effective, clear communication with RTL/architecture DV leads; ability to document test plans and results
Nice-to-haves
Experience verifying AI/ML,
Full Description
Company
Qualcomm Canada ULC
Job Area
Engineering Group, Engineering Group > ASICS Engineering
General Summary
QUALCOMM is the world's leading developer of next‑generation wireless and multimedia technology.
We are seeking an ASIC Design Verification engineer to help build world‑class AI/ML hardware IP for upcoming compute and multimedia products. The ideal candidate has experience in formal verification (FPV/DPV) or assertion‑based verification, but strong candidates with functional verification background (UVM/SystemVerilog) and an interest in growing their skills in formal methodology are also encouraged to apply. This role offers an excellent opportunity to contribute to cutting‑edge ML hardware while developing expertise across both formal and simulation‑based verification flo
As a member of the team, your responsibilities include
Collaborate closely with RTL design, architecture, and verification leads to develop block‑level verification strategies and formal test plans for AI/ML/DSP IP.
Develop and maintain formal verification environments using SystemVerilog Assertions (SVA) and industry‑standard formal tools (e.g. VC Formal).
Write assertions, cover properties, and interface checkers to validate protocol correctness, control logic behavior, and corner‑case scenarios.
Apply sound ASIC engineering practices to debug architecture, design, or verification issues with minimal supervision, using counterexamples, bounded proofs, abstractions, and formal constraints.
Collaborate with the simulation DV team to ensure alignment between formal‑based and UVM‑based verification approaches.
Develop or integrate reference models (C/SystemC/Python)
Analyze formal coverage, assertion coverage, and unreachable code, and drive convergence through model refinement or abstraction techniques.
Participate in the overall verification flow, including RTL code coverage, functional coverage analysis, and (when appropriate) gate‑level checks.
Identify opportunities for productivity improvements, including reusable property templates, automated scripts, better debug flows, or enhancements to verification methodology.
Communicate promptly and clearly with the verification lead regarding risks, blockers, or deviations from the planned schedule or verification goals.
Required Competencies
Strong understanding of digital design fundamentals, including combinational/sequential logic, finite state machines, datapaths, and control logic.
Hands‑on experience with SystemVerilog Assertions (SVA) for protocol checking, control logic validation, and coverage.
Experience using at least one formal verification tool, such as Synopsys VC Formal, Cadence JasperGold, or Siemens Questa Formal.
Hands‑on experience in functional verification using SystemVerilog, UVM, or similar methodology.
Experience with reference models implementation or integration.
Proficiency with scripting languages such as Python, Perl, Tcl, or shell for automation, debug acceleration, or flow improvements.
Strong analytical/problem‑solving skills and willingness to learn new verification techniques.
Effective communication skills for interacting with RTL designers, architects, and DV leads to clarify requirements and verification intent.
Ability to document test plans, assumptions, assertions, and verification results clearly and concisely.
Self‑motivated and able to take ownership of verification tasks with minimal supervision.
Preferred Qualifications
Experience verifying AI/ML, DSP, or compute hardware.
Knowledge of formal methodologies such as abstraction techniques, induction, convergence strategies, or cut‑point modeling.
Experience with Formal Datapath Verification (DPV) on complex arithmetic or ML datapaths.
Experience with RTL coding in Verilog/SystemVerilog.
Strong curiosity and interest in advancing verification methodology, tooling, or automation.
Minimum Qualifications
Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
OR
Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
OR
PhD in Science, Engineering, or related field.
Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).
Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.
To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.
Pay range and Other Compensation & Benefits
$104,900.00 - $154,900.00
The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer.
If you would like more information about this role, please contact Qualcomm Careers.
