🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Google • Sunnyvale, California, United States
Salary: $105,000 - $151,000 / year
Role & seniority: Hardware Validation Engineer (likely mid-level to senior, full-time)
Stack/tools: board-level design and testing; signal integrity; lab equipment (scopes, BERTs, protocol analyzers); low-/high-speed interfaces (SPI, I2C, Ethernet, PCIe); scripting/automation for test execution and analysis
Support test plans and coordinate resources across test environments for Google's ML hardware
Perform electrical, functional, performance, and reliability testing; analyze results against requirements
Report bugs, propose corrective actions, and organize results; communicate findings and learnings to stakeholders
Must-have skills: Bachelor’s degree in Electrical/Computer Engineering, Physics, or related field; board-level design and testing experience; electrical engineering and signal integrity knowledge; ability to use lab equipment for high-precision data collection; collaboration with design engineers
Nice-to-haves: Master’s degree; lab environment experience; familiarity with lab equipment (scopes, BERTs, analyzers); knowledge of SI practices for high-speed interfaces; scripting/automation proficiency; excellent communication skills
Location & work type: United States-based, full-time; compensation includes base salary, bonus, equity, and benefits (range $105k–$151k varies by location/experience)
Bachelor’s degree in Electrical Engineering, Computer Engineering, Physics, a related field, or equivalent practical experience. Experience working in board level design and testing. Experience with electrical engineering and signal integrity.
Master's degree in Electrical Engineering, Computer Engineering, Physics, or a related field. Experience working in lab environments. Familiarity with lab equipment like scopes, BERTs and analyzers. Knowledge of low-speed interfaces like SPI and I2C, and high-speed SerDes interfaces like Ethernet and PCIe. Understanding of signal integrity (SI), for high speed interfaces, and best practices to collect accurate SI data. Ability to use scripting and automation to execute test algorithms, and then analyze results. Excellent communication skills.
About The Job
As a Hardware Validation Engineer, you will support end-to-end testing for machine learning hardware deployed in Google's data centers.
Google's custom-designed machines make up one of the largest computing infrastructures in the world. The Hardware Qualification team ensures that this cutting-edge equipment is reliable. In the Research & Development (R&D) lab, you plan for and execute the most effective way to test at scale. Working closely with design engineers, you give input on designs to improve our hardware until you are sure it meets Google's standards of quality, reliability, and security.
The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.
We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.
The US base salary range for this full-time position is $105,000-$151,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google .
Responsibilities
Support creation of test plans and coordination of resources across test environments. Interface more executive engineers to help perform electrical, functional, performance, and reliability testing for Google's machine learning trays and solutions. Analyze results to ensure that they meet Google's requirements. Report bugs and propose corrective actions with cross-functional teams. Use scopes, protocol analyzers, BERTs, and other lab equipment to collect high precision data. Organize results, communicate findings, and incorporate learnings in alignment with the standards set in the qualification process.
Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form .