Qualcomm logo

CPU Design Staff Verification Engineer

Qualcomm Bengaluru, Karnataka, India

onsitefull-time
Posted Jan 29, 2026Apply by Jul 28, 2026

Role & seniority: Hardware Verification Engineer (DV) with mid-senior level; likely 4+ years experience or equivalent for BE/BTech, 3+ years for MSc, 2+ for PhD.

Stack / tools: CPU power-management verification; UPF and DV/DFT concepts; C/C++, assembly, embedded firmware; Verilog/SystemVerilog; scripting; emulation/FPGA platforms; test planning and stimulus/checker development.

Top 3 responsibilities

  • Verify power management features (boot/reset, clock gating, power gating, DVFS/DCVS, throttling) using simulation and formal methods; write checkers/assertions and develop stimulus.

  • Develop and execute comprehensive test plans in collaboration with design/verification, system architects, software, and SoC teams.

  • Validate use cases on emulation/FPGA, debug/triage failures across simulation, emulation, and silicon; verify UPF-based power intent.

Must-have skills

  • Degree in CS/EE or related field with 4+ years (or appropriate alternatives per level); strong experience in power-management verification.

  • Embedded firmware in assembly/C; C/C++; Verilog/SystemVerilog; scripting.

  • Deep understanding of CPU power features and SOC power-management verification (clock gating, power gating, UPF, DVFS/DCVS, reliability, throttling).

Nice-to-haves

  • Knowledge of CPU microarchitecture and digital logic design; DFT/debug architectures (JTAG, IEEE 1500, MBIST, memory dumps); formal verification and assertions experience.

  • Experience with CPU/SoC verification

Full Description

Company

  • Qualcomm India Private Limited

Job Area

  • Engineering Group, Engineering Group > Hardware Engineering

General Summary

  • Qualcomm is hiring strong DV engineers to verify high performance and low power CPUs in Bangalore. Please forward your profiles if you meet the requirement.
  • Roles and Responsibilities
  • o Responsible for power management verification includes Boot, Reset, clock gating, power gating, Voltage/frequency management, limit management and throttling.
  • o Work closely with design/verification teams within CPU to develop comprehensive test plan.
  • o Use simulation and formal verification methodologies to execute test plans. Write checkers, assertions and develop stimulus.
  • o Verify power intent through use of methodologies like UPF.
  • o Work closely with system architects, software teams and Soc team to validate system use cases.
  • o Work closely with emulation team to enable verification on emulators and FPGA platforms.
  • o Debug and triage failures in simulation, emulation and/or Silicon.

Minimum Qualifications

  • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.
  • OR
  • Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.
  • OR
  • PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.
  • BE/BTech degree in CS/EE with 4+ years’ experience.
  • o Experience in power management verification.
  • o Implementation of assembly and C language embedded firmware.
  • o Experience in C/C++, scripting languages, Verilog/system Verilog.
  • o Strong understanding of power management features in CPUs and CPU based Socs.
  • o Experience in verification of power management features such as clock gating, power gating, UPF, DVFS/DCVS, reliability, throttling etc.

Preferred Requirements

  • o Good Understanding of CPU architectures and CPU micro-architectures.
  • o In-depth knowledge of digital logic design, micro-processor, debug feature, and DFT architecture and microarchitecture
  • o Experience with advanced verification techniques such as formal and assertions is a plus
  • o Knowledge and verification experience in DFT and structural debug concepts and methodologies: JTAG, IEEE1500, MBIST, scan dump, memory dump is a plus

Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries). Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications. If you would like more information about this role, please contact Qualcomm Careers.

Power Management VerificationTest Plan DevelopmentSimulation MethodologiesFormal VerificationC/C++ ProgrammingScripting LanguagesVerilog/System VerilogCPU Architecture UnderstandingDigital Logic DesignDebuggingDFT MethodologiesAssertionsEmbedded Firmware ImplementationThrottlingVoltage ManagementClock GatingPower Gatingmulti-location

Cookies & analytics consent

We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.

Read how we use data in our Privacy Policy and Terms of Service.