🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
onsemi • Bangalore, Karnataka, India
Role & seniority
Stack / tools
SystemVerilog, UVM
RTL debugging, verification planning, regression management
Constrained-random verification, assertion-based verification
Test environment architecture and creation, coverage collection
Top 3 responsibilities
Define detailed verification plans for blocks and systems
Lead verification activities in smaller sub-teams
Develop SystemVerilog/UVM environments for blocks and top-level SoCs; debug functional RTL issues
Must-have skills
BS/MS in Electrical Engineering or related field
8+ years of digital verification experience
Strong knowledge of verification best practices (planning, requirements tracking, functional coverage)
In-depth experience with UVM, constrained-random, assertions, regression management, coverage
Excellent written and verbal English communication
Nice-to-haves
Project/task leadership experience
Verification of CPU/MCU subsystems, SystemRDL or IP-XACT familiarity
Location & work type
Location: not specified
Work type: not specified (full-time not confirmed)
Why Join Us We create a diverse set of world-class products in a friendly and team-oriented atmosphere. We provide an environment of continual learning and growth opportunities and support volunteer & charitable programs. We offer a competitive benefit package and a great place to work. You will be able to build up a career in a successful international company, and you can participate in interesting international projects. What You’ll Do Define detailed verification plans for blocks and systems Lead the verification activities in smaller sub-teams Develop SystemVerilog/UVM environments for blocks and top-level SoCs Debug functional errors in RTL Support younger engineers on their activities What You’ll Need Minimum BS/MS in Electrical Engineering or related technical field At least 8 years of digital verification experience Solid understanding of verification best practices such as verification planning, requirements tracking, and functional coverage In-depth knowledge and some years of proven experience in state-of-the-art verification methodologies (e.g. UVM), constrained random driven verification, assertion-based verification, test environment architecture & creation, regression management, coverage collection Excellent written and verbal communication skills in English What Else You May Bring
onsemi (Nasdaq: ON) is driving disruptive innovations to help build a better future. With a focus on automotive and industrial end-markets, the company is accelerating change in megatrends such as vehicle electrification and safety, sustainable energy grids, industrial automation, and 5G and cloud infrastructure. With a highly differentiated and innovative product portfolio, onsemi creates intelligent power and sensing technologies that solve the world’s most complex challenges and leads the way in creating a safer, cleaner, and smarter world.
https: //www.onsemi.com/careers/career-benefits
We are committed to sourcing, attracting, and hiring high-performance innovators, while providing all candidates a positive recruitment experience that builds our brand as a great place to work.