Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.

Intel Corporation • Guadalajara, Sonora, Mexico
Role & seniority
Stack/tools
Verilog, SystemVerilog
Verification platforms: JasperGold, OVM/UVM
Pre-silicon verification: test-bench design, UPF, coverage closure
Cross-domain collaboration with RTL, silicon architects, IP vendors, DFT/DFD teams
Top 3 responsibilities
Lead a front-end validation team, build complex test-benches/environments, and align with verification methodologies
Deploy and manage silicon design verification processes, tools, and metrics; drive bug detection and microarchitecture improvements
Collaborate with design, microarchitecture, post-silicon validation, and program leaders to meet milestone goals and deliver verification results
Must-have skills
Bachelor's in Electrical/Computer Engineering or Computer Science with ≥10 years (or Master’s with ≥8 years); 3+ years leadership in SoC/IP design or pre-silicon validation
Advanced English; unrestricted permanent right to work in Mexico; on-site role
Experience in front-end pre-silicon verification, testbench design, planning, debugging, and regression
Nice-to-haves
5+ years engineering management experience
Experience with Verilog/SystemVerilog, JasperGold, OVM/UVM
Experience across all pre-silicon verification aspects, UPF, and coverage closure
Object-oriented programming
Location & work type
Primary: Guadalajara, Mexico
Job Details: Job Description: This position requires candidates to upload a resume in English; you are welcome to upload multiple versions of your resume if you prefer but an English version of your resume will be required to be considered for this position. In this role you will lead a front-end validation team that is part of Intel's Datacenter Group Custom SOC design team. We are looking for a motivated and enthusiastic leader who has experience directing a team of design verification engineers responsible for SOC design verification, including building complex test-benches and testing environments from scratch, and understanding Intel verification methodologies, verification environments and collateral creation. You will deploy and manage leading silicon design verification processes, procedures, verification tools, and technologies based on best industry practices; work with design, microarchitecture, and post-silicon validation teams to identify design bugs and improve overall microarchitecture; and collaborate with program leaders on the verification delivery and regression metrics against milestone requirements. You will be responsible for enabling teams to execute through clear goal setting, facilitating work, maintaining accountability, applying differentiated performance management, and driving team results by inspiring people, role modeling Intel values, developing the capabilities of others, and ensuring a productive work environment. As part of our Guadalajara SOC team, you will influence the shaping of future server SOC products by contributing to the architecture used across design families. You will work closely with silicon architects, RTL design engineers, structural design engineers, internal/external IP vendors, and DFT/DFD teams and get exposure to all aspects of product development. You will be part of a cross-site SOC Product Design team that encourages innovation, learning, team collaboration and thinking outside of the box to address all of our product development and customer-specific challenges. Behavioral traits: Excellent analytical, problem solving and verbal/written communication skills Great team player with excellent interpersonal skills, working well across teams and geographies Very good logical thinking, ability to prioritize work and multi-tasking Qualifications: Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Minimum Qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, or Computer Science with at least 10 years additional experience or a Master's degree in the same fields with at least 8 years additional experience 3 years of leadership experience in SoC or IP for SoC design or pre-silicon validation Advanced English level. Must have unrestricted, permanent right to work in Mexico (this role is not eligible for visa or immigration sponsorship). Preferred Qualifications: 5 years of Engineering Management experience. Experience in Verilog, SystemVerilog, JasperGold, OVM/UVM or Object Oriented Programming Experience in all aspects of pre-silicon functional verification, including planning, debug, testbench design, UPF and coverage closure Job Type: Experienced Hire Shift: Shift 1 (Mexico) Primary Location: Mexico, Guadalajara Additional Locations: Business group: At the Data Center Group (DCG), we're committed to delivering exceptional products and delighting our customers. We offer both broad-market Xeon-based solutions and custom x86-based products, ensuring tailored innovation for diverse needs across general-purpose compute, web services, HPC, and AI-accelerated systems. Our charter encompasses defining business strategy and roadmaps, product management, developing ecosystems and business opportunities, delivering strong financial performance, and reinvigorating x86 leadership. Join us as we transform the data center segment through workload driven leadership products and close collaboration with our partners. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Work Model for this Role This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter. Intel’s official careers website. Find your next job and take on projects that shape tomorrow’s technology. Benefits Internships Life at Intel Locations Recruitment Process Discover your place in our world-changing work.