🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Microsoft • Raleigh, North Carolina, United States
Salary: $119,800 - $234,700 / year
Role & seniority
Stack/tools
Physical Verification: DRC, LVS, ERC, antenna, ESD, PERC; SVRF/deck development; advanced signoff checks.
Tools & automation: Calibre (preferred), cross-tool debugging, deck integration, waiver management.
Scripting & data: TCL, Python, Perl (or equivalent) for flow automation, data analysis.
Other: PDK/node enablement, signoff criteria alignment, TCIC/shift-left PV concepts.
Top 3 responsibilities
Develop, maintain, and support PV flows end-to-end from early design to final signoff; own methodology, guidelines, checklists, and waivers.
Partner with Physical Design to enable early PV runs, debug complex DRC/LVS/ERC/PERC issues, and drive flow fixes and gap closures.
Lead PV issue resolution, coordinate with CAD/Technology/EDA vendors, and drive cross-functional alignment, training, and documentation.
Must-have skills
Hands-on experience with PV tooling (Calibre or equivalent) and cross-domain debugging (design vs flow vs tool).
Strong scripting ability (TCL, Python, Perl) for automation, debugging, and data analysis.
Experience with shift-left PV methodologies, early-stage verification, and multi-project enablement.
BS/MS in Electrical/Computer Engineering or CS (or equivalent) with substantial PV/verification background.
Ni
Overview Do you have a passion for advanced silicon signoff and physical verification at leading-edge technology nodes? You will be part of a team responsible for driving state-of-the-art Physical Verification CAD solutions for Microsoft’s silicon design teams. In this role, you will foster the enablement and support of advanced-node DRC, LVS, Antenna, and ESD signoff flows, working closely with EDA vendors, and internal design teams. You will own PV signoff methodology end to end, identify gaps, and drive scalable, production-ready solutions across multiple silicon programs. We are committed to a diverse and inclusive workspace and strongly encourage applicants from all backgrounds and walks of life. Difference makes us better.
Responsibilities Develop, maintain, and support Physical Verification (PV) flows across all Silicon projects, spanning early design (shift-left) through final signoff, including DRC, LVS, ERC, antenna, and advanced checks. Own PV methodology, including guidelines, checklists, milestone definitions, and waiver strategies, ensuring consistent and predictable execution across programs and nodes.
Partner closely with Physical Design teams to: Enable early PV runs o Debug complex DRC/LVS/ERC/PERC issues o Identify systemic design or flow gaps and drive fixes to closure. Lead resolution of PV-related flow and design issues, including tool stability, runtime scalability, deck integration, waiver correctness, and cross-tool debug. Drive cross-functional alignment with CAD, Technology, and external EDA partners (e.g.,Siemens, Synopsys) to communicate PV requirements, influence roadmap priorities, and unblock execution at critical project milestones. Support PDK and node enablement activities, ensuring PV flows are validated, production-ready, and aligned with foundry decks and internal signoff criteria across multiple technology variants. Contribute to PV activities, including training material, documentation, onboarding labs, and continuous improvement of automation and debug infrastructure.
Qualifications
Experience with advanced verification checks, such as: o PERC (including custom or CNOD-based checks) o ESD, EOS, level-shifter, and reliability-focused verification. · Exposure to shift-left PV methodologies, TCIC flows, and early-stage verification strategies that improve convergence and reduce late-stage surprises. Prior experience contributing to or leading PV, methodology councils, or multi-project enablement efforts.
Silicon Engineering IC4 - The typical base pay range for this role across the U.S. is USD $119,800 - $234,700 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $158,400 - $258,000 per year.
https: //careers.microsoft.com/us/en/us-corporate-pay
This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.
Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.