🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Ampere • Portland, Oregon, United States
Salary: $146,000 - $265,500 / year
Role & seniority: Senior/Lead Manufacturing & Test Architect (seasoned leader) focused on end-to-end manufacturing and test for AI/high-performance compute products.
Stack/tools: OSAT assembly (wafer bump) and substrate manufacturing; DFT/test methodologies; ATE/SLT platform strategies; test optimization; PAT/outlier screening; guard-banding; YMS/MES; data analytics (JMP/Python); analytics-driven governance.
Define and own end-to-end integrated manufacturing and test strategy from wafer sort to final test, system-level test, achieving coverage, DPPM, and cost-of-test targets.
Lead assembly/substrate process development with OSAT partners (including wafer bump), drive qualification, excursions management, continuous improvement, and supplier collaboration.
Establish yield roadmaps and governance across assembly, substrate, and test; drive debug/resolution, audits, QBRs, SLAs, KPIs, and OSAT improvement plans; provide data-driven updates to leadership.
12+ years in semiconductor manufacturing/assembly/test, with end-to-end strategy delivery from NPI to high-volume manufacturing.
Hands-on OSAT assembly and wafer bump experience; familiarity with substrate manufacturing and suppliers.
Strong yield improvement, test optimization, cost-reduction track record; deep DFT/ATE/SLT knowledge; statistical/data tooling (JMP/Python); cross-functional leadership; ability to travel internationally.
Description
Invent the future with us.
Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused on high-performance, energy efficient AI compute.
As a pioneer in the new frontier of energy efficient high-performance computing, Ampere is part of the Softbank Group of companies driving sustainable computing for AI, Cloud, and edge applications.
Join us at Ampere and work alongside a passionate and growing team - we’d love to have you apply!
In this role, you will architect robust, scalable manufacturing, and test solutions in close partnership with Silicon Engineering, Product/Test Engineering, and Quality. By aligning design, test, assembly, and substrate disciplines, you will maximize yield, quality, and cost efficiency from product definition through NPI and into high-volume manufacturing (HVM). This role requires a seasoned manufacturing/test leader with deep expertise in modern methodologies who can advance workflows, standards, and automation across the value chain.
In addition, you will define and implement assembly processes with OSAT partners (including adjacent wafer-bump technologies), collaborating with Silicon Engineering to drive DFM, yield improvement, quality, and cost optimization across assembly and substrate production.
Collaborate with key partners and define the integrated manufacturing flow (from wafer sort through assembly, final test, system-level test) to achieve coverage, DPPM, and cost-of-test targets. Partner with Silicon Design/DFT on testability features (e.g., scan, boundary scan/JTAG, MBIST/LBIST, fuse/trim) to accelerate yield ramp and diagnostics. Coordinate ATE platform selection, test program strategy, characterization/correlation, guard-banding, PAT/outlier screening, and test-time optimization.
Define and implement advanced assembly processes with OSAT partners, including wafer bump technologies and substrate manufacturing. Drive assembly process qualifications, excursions management, and continuous improvement to improve yield, reliability, and cycle time. Collaborate with substrate suppliers to enhance material quality and robustness; co-develop improvements.
Establish yield roadmaps across assembly, substrate, and test based upon architecture decisions. Work with product engineering to identify gaps/issues and drive debug/resolution.
Establish technical governance with assembly and substrate partners: audits, technical reviews, QBRs, SLAs, and KPIs. Drive OSAT improvement plans and ensure alignment with Ampere’s roadmap, standards, and schedules.
Align with Silicon Engineering, Product/Test, Quality, NPI/Operations, Supply Chain, and FA labs on requirements, risks, and execution plans. Provide clear, data-driven updates, trade-off analyses, and risk mitigation plans to executive leadership.
Define dashboards and operating mechanisms for yield, quality, cost-of-test, and cycle time. Benchmark industry practices and integrate relevant advancements in assembly, substrates, test, and analytics.
Bachelor’s degree in Electrical Engineering, Mechanical Engineering, Materials Science, or related field; advanced degree preferred. 12+ years in semiconductor manufacturing, assembly/packaging, test, product/yield engineering, or closely related fields. Proven track record defining and executing end-to-end manufacturing and test strategies from product definition through NPI to HVM. Hands-on experience with OSAT assembly processes and wafer bump technologies; strong familiarity with substrate manufacturing and suppliers. Demonstrated success in yield improvement, test optimization, and cost reduction across complex products and multi-site suppliers.
Deep knowledge of DFT and test methodologies, ATE and SLT platform strategies, characterization/correlation/guard-band activities, advanced screening techniques (PAT/outlier) and a working knowledge of AI/ML in manufacturing systems. Proficiency with statistical analysis tools (e.g., JMP/Python), yield/quality dashboards and experience with YMS/MES and data pipelines. Understanding of reliability qualifications and how to translate results into process/test updates.
Leadership and Collaboration
Strong people leadership with experience managing small technical teams and influencing cross-functional stakeholders and suppliers. Excellent communication, program leadership, and change-management skills; effective with executive updates and decision forums. Ability to travel internationally to OSATs, substrate suppliers, and Ampere sites as needed; experience working across time zones.
At Ampere we believe in taking care of our employees and providing a competitive total rewards package that includes base pay, cash long-term incentive, and comprehensive benefits. The full base pay range for this role is between $146,000 and $244,000, except in the San Francisco Bay Area where the range is between $159,500 and $265,500.
Our benefits include health, wellness, and financial programs that support employees through every stage of life, with full benefits eligibility at 20 hours per week.
Premium medical insurance, dental insurance, vision insurance, as well as income protection and a 401K retirement plan, so that you can feel secure in your health and financial future. Unlimited Flextime and 10+ paid holidays so that you can embrace a healthy work-life balance. A variety of healthy snacks, energizing espresso, and refreshing drinks to keep you fueled and focused throughout the day.
And there is much more than compensation and benefits. At Ampere, we foster an inclusive culture that empowers our employees to do more and grow more. We are excited to share more about our career opportunities with you through the interview process.
Ampere is an inclusive and equal opportunity employer and welcomes applicants from all backgrounds. All qualified applicants will receive consideration for employment without regard to race, color, national origin, citizenship, religion, age, veteran and/or military status, sex, sexual orientation, gender, gender identity, gender expression, physical or mental disability, or any other basis protected by federal, state or local law.