Tenstorrent logo

Design Verification Intern -RISCV CPU

Tenstorrent Austin, Texas, United States

onsite

Salary: $50/hr - $70/hr

Posted Dec 18, 2025

Role & seniority: Internship/entry-to-mid level contributor in functional verification; open to multiple seniorities.

Stack/tools: C++, SystemVerilog; scripting languages; DV/testbench development; RTL understanding; pre-silicon to post-silicon environments.

Top 3 responsibilities

  1. Contribute to the functional verification of high-performance CPUs for general purpose and AI/ML workloads.

  2. Develop DV test plans and testbenches for ISA and microarchitecture features.

  3. Debug RTL and assist in design changes; build tools and stimulus code for scalable verification.

Must-have skills

  • Strong academic record in EE, CE, CS, or related field (BS/MS/PhD).

  • Practical experience with C++, SystemVerilog, or scripting through coursework or projects.

  • Ability to think at both software and hardware levels (including assembly and RTL).

Nice-to-haves

  • Experience with DV methodologies, testbench development, and verification of CPU/ISA features.

  • Familiarity with pre-silicon to post-silicon workflows, debugging, and industry-standard toolchains.

  • Interest in CPU design, ISA-level verification, and system-level debugging.

Location & work type: On-site, 40 hours/week; Santa Clara, CA or Austin, TX; internship program.

Full Description

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities. In this role, you will learn Functional verification of high-performance CPUs going into industry leading AI/ML architecture. You will be mentored by and work alongside a group of highly experienced engineers across various domains of the AI chip. This role is on-site, 40 hours, based out of Santa Clara, CA or Austin, TX. Who You Are Passionate about computer architecture and curious about how cutting-edge CPUs actually work. Enrolled in a BS, MS, or PhD program in EE, CE, CS, or a related field, with a strong academic record. Experienced with C++, SystemVerilog, or scripting languages through coursework or personal projects. Comfortable thinking at both the software and hardware level—including assembly and RTL.

What We Need Contribute to the functional verification of high-performance CPUs designed for general purpose and AI/ML applications. Help develop DV test plans and testbenches for both ISA and microarchitecture-level features. Debug RTL code and assist in making real design changes that impact chip development. Build tools and write stimulus code that can scale across pre-silicon to post-silicon environments.

What You Will Learn Get hands-on experience verifying state-of-the-art AI/ML hardware with guidance from experienced engineers. Explore how performance, RTL, and DV tools come together in a full-chip environment. Deepen your understanding of CPU design, ISA-level verification, and system-level debugging. Work in a real-world engineering team and gain exposure to industry-standard workflows and toolchains. Compensation for all interns at Tenstorrent ranges from $50/hr - $70/hr including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made. Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer. This offer of employment is contingent upon the applicant being eligible to access U.S. export-controlled technology. Due to U.S. export laws, including those codified in the U.S. Export Administration Regulations (EAR), the Company is required to ensure compliance with these laws when transferring technology to nationals of certain countries (such as EAR Country Groups D:1, E1, and E2). These requirements apply to persons located in the U.S. and all countries outside the U.S. As the position offered will have direct and/or indirect access to information, systems, or technologies subject to these laws, the offer may be contingent upon your citizenship/permanent residency status or ability to obtain prior license approval from the U.S. Commerce Department or applicable federal agency. If employment is not possible due to U.S. export laws, any offer of employment will be rescinded.

Computer ArchitectureC++SystemVerilogScripting LanguagesAssemblyRTLFunctional VerificationDebuggingTest PlansTestbenchesAI/ML ApplicationsChip DevelopmentPerformanceDV ToolsFull-Chip EnvironmentSystem-Level Debuggingmulti-location

Cookies & analytics consent

We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.

Read how we use data in our Privacy Policy and Terms of Service.