🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Google • Mountain View, California, United States
Salary: $156,000 - $229,000 / year
Role & seniority: Senior/Staff-level Verification Engineer (hardware verification)
Stack / tools: UVM, SystemVerilog; scripting (Python, Perl, Shell/Bash); Linux/Android environments; ARM ISA familiarity; low-power verification experience as a plus; hardware verification for CPU/SoC
Verify designs using formal/informal verification techniques and methodologies
Develop and deliver test plans, verification strategy, environment, stimulus, checks, and coverage; produce user-friendly documentation
Perform pre-silicon functional verification and performance validation; work cross-functionally to debug failures and ensure functional correctness of designs
Must-have skills: BS in Electrical/Computer Engineering, Computer Science, or related field; 5+ years in verification with UVM and SystemVerilog
Nice-to-haves: MS/PhD in EE/CE/CS with emphasis on computer architecture; experience in low-power design verification; additional scripting languages; OS familiarity (Linux/Android); ARM ISA knowledge
Location & work type: United States-based, full-time role (base salary range $156k–$229k, plus bonus/equity/benefits; exact range by location)
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
5 years of experience in verification methodologies and languages such as Universal Verification Methodology (UVM) and SystemVerilog.
Master's degree or Phd in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
Experience in low-power design verification.
Experience with Universal Verification Methodology (UVM), SystemVerilog, or other scripting languages such as Python, Perl, Shell, Bash, etc.
Knowledge of operating systems such as Linux and Android.
Familiarity with Advanced RISC Machine (ARM) instruction set architecture.
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.
The US base salary range for this full-time position is $156,000-$229,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more
about benefits at Google [https: //careers.google.com/benefits/].
Verify designs using verification techniques and methodologies.
Work cross-functionally to debug failures and verify the functional correctness of the design.
Provide test plans, including verification strategy, environment, components, stimulus, checks, and coverage, and ensure documentation is easy to use.
Perform design verification for future CPU developments.
Perform functional verification and performance validation for both pre-silicon.