Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
π€ 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.

Achronix Semiconductor Corporation β’ Santa Clara, California, United States
Role & seniority: Hardware Test Automation Engineer; individual contributor, mid-senior level.
Stack/tools: Python-based automated testing framework; lab/test equipment (BERT, protocol analyzer); PCB/system validation across PCIe, Ethernet; lab environment for DPU accelerator cards; cross-functional collaboration with ASIC, firmware, validation.
Develop, maintain, and automate system validation tests for customer-facing PCBs across platforms.
Design and execute PCB functional bring-up and system-level tests (PCIe Gen5, Ethernet 106G); automate test flows and result post-processing.
Collaborate with ASIC/firmware/validation teams to ensure robust product validation.
Proficiency in Python and building large codebases (e.g., 5000+ lines).
Experience with lab equipment (BERT, protocol analyzers) and understanding of PCB architecture.
Ability to design and maintain end-to-end test flows from scratch; strong problem decomposition and communication.
Prior experience validating PCIe/gen5 and high-speed Ethernet in server environments.
Familiarity with automated test frameworks and data analysis pipelines.
Experience in hardware bring-up and system-level validation across multiple platforms.
Location & work type: Santa Clara, California; on-site; full-time.
Achronix Semiconductor Corporation is a fabless semiconductor corporation based in Santa Clara, California, offering high-performance FPGA solutions. Achronix is the only supplier to have both high-performance and high-density standalone FPGAs and embedded FPGA (eFPGA) solutions in high-volume production. Achronix's FPGA and eFPGA IP offerings are further enhanced by ready-to-use PCIe accelerator cards targeting AI, ML, networking and data center applications. All of Achronix's products are supported by best-in-class EDA software tools.
Weβre looking for a Hardware Test Automation Engineer who thrives in a hands-on lab environment β someone who feels most at home working with hardware, instruments, and real systems under test. The employee will work on validating all customer facing PCBs at a system level. The employee will own the test automation and contribute to functional and electrical PCB validation of the on different servers and will be responsible for creating robust system level tests and running them in the lab.
Job Description/Responsibilities
Develop and maintain automated Python testing frameworks. Modify and run system validation tests on customer-facing cards, including DPU accelerator cards, on different platforms, ensuring system robustness. Work on the PCB functional bring-up. Design system validation testcases, including PCIE gen 5 and Ethernet 106G, based on product application specifications/customer specifications. Automating system validation flows to reduce run time and efficiently post-process results. Partner with cross-functional teams, including ASIC, firmware, and validation, to ensure seamless product validation.
Required Skills
Well-versed with lab equipment such as BERT, protocol analyzer, etc. Solid understanding of PCB architecture. Comfortable programming in a scripting language (e.g., Python) and writing complete programs from scratch (e.g., 5000+ lines of code). Comfortable designing/maintaining flows and methodologies from scratch. Ability to break a complex problem into simpler problems and to localize and resolve problems. Well organized, punctual, and excellent communication skills.
Education and Experience
BS/MS in electrical engineering with 4+ years of experience with at least 3+ years of experience in PCIE and/or Ethernet system validation.