🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Apple • California, United States
Role & seniority: SerDes Robustness Analysis & Validation Architect; seasoned, hands-on senior role (20+ years experience or PhD preferred)
Stack/tools: SerDes IP validation across PCIe, USB, Ethernet, DisplayPort; lab instrumentation (oscilloscopes, BERTs, protocol analyzers); analog/mixed-signal design; SI/PI; adaptive equalization (CTLE, DFE, FFE); multi-lane PHYs; programming in Python, C/C++; data-analytic validation automation
Architect and execute validation strategies beyond spec-checking to uncover design weaknesses, edge cases, and stress-to-fail conditions
Collaborate with design, architecture, system, and validation teams to maximize test coverage while minimizing execution time; guide test coverage optimization
Validate SerDes IP from concept through production; perform post-silicon analysis to inform design changes and enable design-for-testability
20+ years in SerDes IP validation, AMS circuit design, or silicon/system debug (PhD preferred)
Deep knowledge of high-speed serial protocols (PCIe, USB, Ethernet, DisplayPort) and equalization (CTLE, DFE, FFE)
Strong analog/mixed-signal foundation; SI/PI impact awareness
Lab proficiency with oscilloscopes, BERTs, protocol analyzers; fault injection and internal monitoring techniques
Programming and data analysis skills (Python, C/C++); validation automation and correlation
Are you inherently curious, hands-on, and analytical? We are seeking a seasoned SerDes Robustness Analysis & Validation Architect with a strong technical foundation and a hands-on approach to drive the robustness, performance, and margin validation of high-speed SerDes PHYs, such PCIe and USB, within our system. This role is ideal for someone who is motivated to push designs to the edge through intentional stress testing and margin-finding techniques!
DESCRIPTION
You will architect validation strategies that go beyond traditional spec-checking, focusing on uncovering weaknesses in design assumptions, stress-to-fail conditions, and system interactions across wide-ranging PVT and real-world scenarios, including edge case behaviors. A deep understanding of SerDes design and validation principles, SOC/system integration, and real-world system environments is required. The role demands strong collaboration with design, architecture, and system teams to ensure the IP is designed with design for testability. In addition, you will also partner closely with the validation team to help optimize for maximum test coverage vs. execution time, ensuring efficient yet thorough validation. This is a hands-on lab role that requires close collaboration with designers, architects, system, and test engineers to validate next-generation SerDes IPs from design conception through production.
MINIMUM QUALIFICATIONS
BS and 20 +years of relevant industry experience
PREFERRED QUALIFICATIONS
PhD in Electrical Engineering or related field with 20+ years of experience in SerDes IP validation, AMS circuit design, or silicon/system-level debug. Hands-on lab experience with lab instrumentations such as oscilloscopes, BERTs, protocol analyzers, etc, and measurement setups tailored for SerDes PHYs. Deep understanding of high-speed serial link protocols (PCIe, USB, Ethernet, DisplayPort, etc.) and equalization techniques (such as CTLE, DFE, FFE, etc.) Strong foundation in analog/mixed-signal design principles and familiarity with signal integrity (SI) and power integrity (PI) impacts. Skilled in programming (Python, C/C++, etc.) and data analysis tools for validation automation and correlation studies. Proven ability to break down complex problems, isolate issues, and root-cause at the circuit, protocol, and system levels. Demonstrated experience in design-for-validation, including fault injection, internal monitors, and behavioral hooks. Experience validating multi-lane PHYs with adaptive EQ, clocking and CDR paths, and challenging compliance requirements in various real systems. Familiarity with production and characterization flows, including margin-to-fail and stress testing techniques. Ability to guide test coverage optimization to reduce execution time without sacrificing risk coverage. Experience providing post-silicon insights that shaped future design changes. Passion for deep debug and a “find the flaw” mentality, with an interest to explore the unexpected.