Role & seniority: Staff Design Engineer (Staff level) focused on IPs and next-gen SoCs.

Stack/tools: RTL/HDL design (Verilog/SystemVerilog); micro-architecture and design-spec writing; low-power and high-speed design techniques; Arm-based designs and Arm System Architectures; synthesis, timing analysis, power management, clock-domain crossing; static checks (Lint, CDC, RDC, power checks); hands-on RTL; scripting (Perl, Python); DFT/physical flows familiarity.

Top 3 responsibilities

Develop power/area-efficient IPs and SoCs; write micro-architecture specs and deliver RTL; run design checks.
Translate architecture specs into detailed design specs; collaborate with architects and verification teams for test plans and debugging.
Improve design methodologies and flows; mentor and support team members to ensure project execution.

Must-have skills

8+ years in high-quality IP/technology development for advanced SoCs
RTL design experience (Verilog/SystemVerilog) for complex ASICs
Expert in low-power, high-speed techniques; power/domain and clock-domain crossing
Experience with Arm-based designs and processor-based systems
Synthesis, timing analysis, power management; static checks
Hands-on RTL, design/spec writing, scripting (Perl/Python); leadership/mentoring

Nice-to-haves

Software/firmware power-management flows
Advanced synthesis checks; functional verification (X-propagation, GLS)
DFT and physical implementation f

Full Description

We are looking for a motivated and innovative StaffDesign Engineer to develop innovative IPs and technologies for next-generation SoCs. If you enjoy solving complex design challenges, collaborating across teams, and influencing future architectures, this role is for you.

Responsibilities

Develop SoCs/Ips that are power and area efficient. Writing Micro-architecture specifications, developing the RTL and running various design checks. Working with Architects to refine and translate architecture specifications and translate them into detailed design specs. Collaborate with verification teams on test plan reviews and debug activities. Improve and evolve design methodologies, flows, and guidelines. Mentor and support other team members to ensure successful project execution.

Required Skills and Experience

8+ years of experience in development of high-quality IP and technology components for advanced SoCs. In-depth understanding across all the elements that contribute to the products’ successful delivery. Experience of RTL design for complex ASIC products & SoCs using Verilog and/or System Verilog Expertise in low-power and high-speed design techniques Knowledge in Arm-based designs and/or Arm System Architectures

Experience in the following areas: Static design checks, Synthesis and timing analysis, Power management techniques Experience Power domain and Clock Domain Crossing implementation Good understanding of the fundamentals of computer architecture and systems and practical experience of working on Processor based system designs Technical team leadership, mentoring or coaching experience. Experience writing design & micro-architecture specifications. Hands-on RTL development expertise. Proficiency with scripting (Perl, Python, etc.). Experience in Synthesis & timing analysis Power management and low-power design techniques Clock & power domain implementations Digital hardware design and Verilog HDL. Static checks (Lint, CDC, RDC, Power checks)

“Nice To Have” Skills and Experience

Experience in Software/Firmware based Power Management Flows

Exposure to

Advanced synthesis checks
Functional verification, X-propagation, GLS etc
DFT and physical implementation flows

Our 10x mindset guides how we engineer, collaborate, and grow. Understand what it means and how to reflect 10x in your work: https://careers.arm.com/en/10x-mindset

Accommodations at Arm

At Arm, we want to build extraordinary teams. If you need an adjustment or an accommodation during the recruitment process, please email accommodations@arm.com . To note, by sending us the requested information, you consent to its use by Arm to arrange for appropriate accommodations. All accommodation or adjustment requests will be treated with confidentiality, and information concerning these requests will only be disclosed as necessary to provide the accommodation. Although this is not an exhaustive list, examples of support include breaks between interviews, having documents read aloud, or office accessibility. Please email us about anything we can do to accommodate you during the recruitment process.

Hybrid Working at Arm

Arm’s approach to hybrid working is designed to create a working environment that supports both high performance and personal wellbeing. We believe in bringing people together face to face to enable us to work at pace, whilst recognizing the value of flexibility. Within that framework, we empower groups/teams to determine their own hybrid working patterns, depending on the work and the team’s needs. Details of what this means for each role will be shared upon application. In some cases, the flexibility we can offer is limited by local legal, regulatory, tax, or other considerations, and where this is the case, we will collaborate with you to find the best solution. Please talk to us to find out more about what this could look like for you.

Equal Opportunities at Arm

Arm is an equal opportunity employer, committed to providing an environment of mutual respect where equal opportunities are available to all applicants and colleagues. We are a diverse organization of dedicated and innovative individuals, and don’t discriminate on the basis of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, or status as a protected veteran.

Sr Formal Verification Engineer