🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Google • Sunnyvale, California, United States
Salary: $113,000 - $161,000 / year
Role & seniority: Senior/Staff Silicon Validation Engineer (AI/ML hardware acceleration) focused on TPU architecture; Google-level IC validation leadership within CI2 Platform Enablement.
Stack/tools: Silicon bring-up, pre- and post-silicon validation; functional tests; hardware/software integration; test plan development; Python scripting; firmware/embedded software experience; focus on high-speed/ASIC interfaces, memory systems (HBM), power features.
Own bring-up and New Product Introduction (NPI) for custom silicon within platform infrastructure.
Integrate/validate complex hardware/software designs from pre-silicon through post-silicon bring-up; develop integration plans and tests.
Create detailed validation tests and long-term system characterization; debug and root-cause failures; feedback to improve power, performance, and reliability.
Bachelor’s degree in Electrical/Computer Engineering, Computer Science, or related field (or equivalent experience).
Experience in silicon validation: bring-up, characterization, qualification; experience developing/operating functional tests.
Ability to develop software-based validation tests; debugging and cross-functional collaboration.
Master’s or PhD with emphasis on computer architecture.
Experience with firmware/embedded software, or functional tests for silicon validation.
Background with high-speed interfaces, ASIC interfaces, m
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. Experience in silicon validation bringing up, characterizing, and qualifying silicon or hardware systems. Experience developing or operating functional tests for silicon validation.
Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture. Experience developing firmware, embedded software, or functional tests for silicon validation. Experience with high speed interfaces, ASIC interfaces, memory systems (HBM), or power system features and high-power ASICs. Experience scripting in a programming language like Python.
About The Job
In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.
The Cloud Innovation Infrastructure (CI2) Platform Enablement is charged with helping bring our custom ASICs from concept through to production.
In pre-silicon, we support integration and test on our hardware emulation platforms, and in post-silicon we help develop tests, operate bringup and validation efforts, and ensure our custom ASIC systems are qualified and sustainable. We own and deliver the Silicon Validation effort of our overall silicon product development life-cycle. Efforts may center on power features, interfaces, High Bandwidth Memory (HBM) memory, compute functionality, or various aspects of system performance.
The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.
We're the driving channel behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.
The US base salary range for this full-time position is $113,000-$161,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google .
Responsibilities
Own the bring up and New Product Introduction (NPI) phases of the silicon development life-cycle. Enable custom silicon products within the platform infrastructure systems. Integrate and validate complex hardware/software designs in pre-silicon through functional bringup. Develop the integration plan, coordinate hardware and software delivery, and create necessary tests for validation. Develop detailed test plans, based on design specifications and coordinate with a cross-functional teams (e.g., architecture, design, software, firmware). Perform long-term system characterization. Debug and help root-cause failures, providing feedback to improve features like power management quality, performance, and reliability through generations of designs, including in pre-silicon prototyping platforms as well as through post-silicon bringup and production. Design, develop, operate, and maintain software based validation tests.
Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form .