Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.

Google • Sunnyvale, California, United States
Salary: $156,000 - $229,000 / year
Role & seniority: Senior/Staff-level ASIC validation engineer focused on TPU architecture and AI/ML hardware acceleration.
Stack/tools: Firmware/embedded software, functional tests for silicon; ASIC interfaces; memory systems (high bandwidth memory); power management features; pre-silicon prototyping platforms; emulation, simulation, FPGA; custom software-based test cases, workloads, test generators, and debugging infrastructure.
Own bringup and New Product Introduction (NPI) phases of silicon development; enable custom silicon products within platform infrastructure.
Integrate and validate complex hardware/software designs pre-silicon through functional bringup; develop integration plans and validation tests.
Develop detailed test plans with cross-functional teams; perform long-term system characterization, debug, root-cause analysis, and feedback to improve features (power, performance, reliability) across generations; design and maintain software-based validation tests.
Bachelor’s degree in Electrical/Computer Engineering, Computer Science, or related field; 5 years silicon validation experience; 5 years developing firmware/embedded software or functional tests for silicon validation.
Experience with ASIC interfaces, memory systems (HBM), or power management features and ASICs.
In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.
The CI2 Platform Enablement team drives Google’s custom ASICs from concept to production. We manage the end-to-end silicon life-cycle, including development, bringup, qualification, and long-term quality sustainability.We plan and integrate complex hardware and software stacks on emulation, simulation, and Field-programmable Gate Array (FPGA) platforms. Our team leads ASIC modeling, prototyping, and hardware/software co-design to ensure robust pre-silicon validation. We develop custom software-based test cases, workloads, test generators, and advanced debugging infrastructure.
In the post-silicon phase, we own the silicon validation effort, focusing on bringup, characterization, and performance benchmarking. We ensure our custom ASIC systems are qualified and sustainable, driving root-cause analysis to keep our fleet running at maximum efficiency. In this role, your work will directly impact critical hardware domains, including power features, high-speed interfaces, high bandwidth memory (HBM), compute functionality, and overall system performance optimization.
The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.
We're the driving channel behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.
The US base salary range for this full-time position is $156,000-$229,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more
about benefits at Google [https: //careers.google.com/benefits/].