🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Meta • Austin, Texas, United States
Salary: $178,000 - $250,000 / year
Role & seniority: Senior ASIC Engineer (Infra). Part of Infrastructure Silicon Enablement; focus on pre/post-silicon validation for data center applications.
Languages: Python, C/C++
Platforms: Emulation/FPGA for test content and post-silicon enablement
Domains: PCIe, Networking/Ethernet, Flash/Memory, CPU/GPU/DRAM, Linux, server management
Methodology: silicon diagnostics, performance analysis, debug tools, bare metal and full-stack systems, automation/testing
Collaboration: internal/external partners for ASIC/systems development
Lead end-to-end silicon validation across the lifecycle (architecture inputs, pre/post-silicon validation, deployment in fleets)
Create validation plans, tests, and automation toolsets; develop diagnostics and debug tools for silicon validation and productization
Diagnose, root-cause, remediate silicon issues across the product lifecycle and feed insights back to next-generation design
Bachelor’s degree in CS/CE or equivalent
8+ years in ASIC development cycles and Pre/Post Silicon Validation
8+ years troubleshooting, debugging, and analytics for silicon products
Proficiency in Python and C/C++
Experience with ASIC design/development, emulation, and post-silicon validation
Experience collaborating with internal/external partners on ASIC/systems development
Meta is hiring ASIC Engineers within the Infrastructure organization. We are looking for individuals with experience in the Pre/Post Silicon Validation to build and scale silicon for data center applications. As an ASIC Engineer in the Infra Silicon Enablement team, you will be part of a dynamic team working with the best in the industry, focused on developing and supporting innovative ASIC solutions for Meta’s data center applications.
Responsibilities
Work across all aspects of silicon lifecycle to deliver reliable and performant silicon solutions. From early architecture and design inputs, pre-silicon test readiness/validation, post-silicon bring-up, validation, characterization and deployment in fleet Create/develop validation plan, tests and automation tool sets targeted at silicon validation and productization. Inclusive of, but not limited to silicon diagnostics, performance analysis, debug tools, bare metal and full stack systems, from early labs to data center deployments Understand production system use cases to improve silicon validation Provide feedback into next generation architecture and design with insights from the production fleet Root-cause, resolve and remediate issues with silicon across the product lifecycle Lead end-to-end silicon validation effort, driving strategy, planning, execution, and post-silicon enablement to ensure successful product delivery
Minimum Qualifications
Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience 8+ years of experience with ASIC development cycles, Pre/Post Silicon Validation 8+ years of experience with troubleshooting, debug and analytics for Silicon products Experience in Python, C/C++ and/or similar languages (data structures, algorithms, and OOP) Experience working with internal and external partners for ASIC and/or systems development Experience in ASIC Design or Development, Emulation and Post Silicon validation
Preferred Qualifications
Experience working with Emulation/FPGA platforms for test content development, debug and enablement on post silicon
Experience with some of the following modules/domains: PCIe, Networking, Ethernet, Flash, Memory, CPU, GPU, DRAM (LP/DDR4/5 and/or HBM) Experience with Application, Host Driver development etc is plus Understanding of embedded systems, including common bus protocols such as I2C, SPI, USB, and/or PCIe Experience with Linux systems and server systems management Experience with RDMA Gen Driver, DPDK, Application, Host Driver development is a plus
$178,000/year to $250,000/year + bonus + equity + benefits