🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Altera • Bengaluru, Karnataka, India
Role & seniority: IP Verification Engineer, senior level (7+ years in ASIC/FPGA design verification)
Stack/tools: SystemVerilog, UVM, SystemVerilog Assertions (SVA), formal verification; HDL (Verilog/VHDL); CDV/ABV; simulation tools (Synopsys VCS, Cadence Xcelium, Mentor Questa); Python/Perl for automation
Define verification strategies, write test plans, and collaborate with architects/design for first-pass silicon success
Build robust, reusable UVM-based testbenches and verification components (drivers, monitors, scoreboards, checkers); create directed and random test suites
Implement coverage metrics, run regressions, debug failures, analyze root causes, and drive closure with designers; contribute to specifications/test-plan reviews
7+ years in ASIC/FPGA verification; HDL (Verilog/VHDL); HVL (SystemVerilog)
Strong experience with UVM-based testbenches, verification components, and coverage-driven/assertion-based verification
Proficiency with industry-standard tools (VCS/Xcelium/Questa); scripting in Python/Perl/Tcl
Familiarity with AMBA (AXI/ACE/CHi/APB), PCIe, Ethernet
Automation/infrastructure development experience; excellent cross-functional collaboration
Location & work type: Bengaluru, Karnataka, India; Regular, Shift 1 (India)
Job Details: Job Description: We are seeking a talented and motivated IP Verification Engineer to join our team. In this role, you will be instrumental in ensuring the functional correctness and quality of our IP blocks for use in complex SoCs (System on a Chip). You will collaborate closely with architecture, design, and validation teams to achieve first-pass silicon success. Qualifications: Key Responsibilities Collaborate with architects and design engineers to understand IP specifications and define comprehensive verification strategies and detailed test plans. Develop robust, reusable, and constrained-random verification environments using SystemVerilog and UVM (Universal Verification Methodology). Create and implement directed and random test cases and test sequences to exercise design functionality and uncover potential bugs. Develop verification components, including drivers, monitors, scoreboards, and checkers. Utilize SystemVerilog Assertions (SVA) and formal verification methods to enhance bug detection and verify complex properties. Execute simulation regressions, debug test failures, analyze root causes, and work with designers to implement corrective measures. Define and track functional and code coverage metrics to ensure verification completeness and drive coverage closure. Develop automation scripts and infrastructure using languages like Python or Perl to improve verification efficiency and flows. Participate in technical reviews of specifications, design documents, and test plans, providing valuable input and feedback. Required Qualifications Bachelor's or Master's degree in Electronics Engineering, Computer Engineering, or a related field. 7+ years of experience in ASIC or FPGA design verification. Expertise in Hardware Description Languages (HDL) like Verilog or VHDL and Hardware Verification Languages (HVL) such as SystemVerilog. Strong hands-on experience in developing UVM-based testbenches and verification components. Proficiency in modern verification methodologies, including coverage-driven verification (CDV) and assertion-based verification (ABV). Familiarity with industry-standard protocols such as AMBA (AXI, ACE, CHI, APB), PCIe, or Ethernet is a plus. Experience with simulation and debug tools (e.g., Synopsys VCS, Cadence Xcelium, Mentor Questa). Strong scripting skills in Python, Perl, or Tcl for automation and data analysis. Excellent analytical, problem-solving, and debugging skills. Strong communication skills and the ability to work effectively in a collaborative, cross-functional team environment. Job Type: Regular Shift: Shift 1 (India) Primary Location: Bengaluru, Karnataka, India Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. About Altera Altera: Accelerating Innovators Altera provides leadership programmable solutions that are easy-to-use and deploy in applications from cloud to edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation. Altera is helping to shape the future through pioneering innovation that unlocks extraordinary possibilities for everyone on the planet. Don't see the dream job you are looking for? Click "Get Started" below to drop off your contact information and resume and we will reach out to you if we find the perfect fit.