Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.

Altera • Bengaluru, Karnataka, India
Role & seniority: Sr. / Senior SoC Design Verification Engineer
SystemVerilog, UVM, formal verification
Pre-silicon system verification for SoC/FPGA/full chip
Linux/Unix scripting; Perl or Python
Design for Debug architectures (JTAG, High-speed USB, PCIe); visualization of internal signals
Experience with emulation is a plus; ARM/RISC debug architectures desired
Create test cases and test benches using UVM; perform full-chip/system functional verification
Define verification strategies, methodologies, and test plans to enable effective verification; drive coverage plans
Coordinate cross-functional efforts with Design, SW, and Architecture teams to achieve full coverage; perform pre-silicon/RTL/system verification
10+ years in complex ASIC designs and/or verification
Proficiency with SystemVerilog, UVM, and formal verification
Experience with Design for Debug architectures (JTAG, USB, PCIe) and related verification
Strong Linux/Unix scripting skills (Perl/Python desirable)
Familiarity with pre-silicon, SoC/FPGA/full-chip verification
Emulation experience
Prior work on UltraSoC/Tessent Embedded Analytics Debug Architecture
Experience with ARM/RISC debug architectures
Global/remote collaboration experience across geography
Bengaluru, Karnataka, India
Regular shift (Shift 1) in India
On-site wi
Job Details: Job Description: As a Sr. SoC Design Verification Engineer, you will be responsible for Design for Debug architecture verification related tasks including creating test cases and test bench using UVM methodology. Capacity could include full chip and/or system functional verification with defining verification strategies, methodology and test plan to enable effective verification. Coordinate cross functional efforts with Design, SW, Architecture team to achieve full coverage verification plan. Using system full application to verify performance and identify short falls. Responsibility Pre-silicon system verification. This include SoC, FPGA & Full Chip design verification. Create testcase and testbench with UVM methodology Fullchip/system functional verification, by defining verification strategies/methodology and test plan to enable effective verification Coordinate/interface cross functional efforts with Design, SW, Architecture team to achieve full coverage verification plan Experience on Emulation will be an add on. Qualifications: 10+ years of experience with complex ASIC designs and/or verification Familiar with System Verilog language Experience on UVM verification methodology, and formal verification method Working knowledge of scripting in Linux/ Unix environments as well as proficiency in Perl and or Python is desirable. Experience with Design for Debug (JTAG, High speed USB, PCIe based debug, Visualization of Internal Signal) architecture and design verification of same. Experience with ARM and RISC Debug Architectures is desired with focus on design verification. Any prior working experience on UltraSoC/ Tessent Embedded Analytics Debug Architecture will be a plus but not must for this position. Strong communication skills and the ability to work with a team spread across different geography sites Flexible in dynamic environment Job Type: Regular Shift: Shift 1 (India) Primary Location: Bengaluru, Karnataka, India Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. About Altera Altera: Accelerating Innovators Altera provides leadership programmable solutions that are easy-to-use and deploy in applications from cloud to edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation. Altera is helping to shape the future through pioneering innovation that unlocks extraordinary possibilities for everyone on the planet. Don't see the dream job you are looking for? Click "Get Started" below to drop off your contact information and resume and we will reach out to you if we find the perfect fit.