🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Meta • Bengaluru, Karnataka, India
Role & seniority: Application-Specific Integrated Circuit (ASIC) Design Verification Engineer; mid-to-senior level (2+ years required, with 5+ years preferred).
Stack/tools: SystemVerilog/UVM (and/or OVM), C/C++, IP/sub-system/SoC verification; Formal, Emulation; EDA tools; scripting (Python, TCL, Perl, Shell); verification test benches; IP/SoC verification flows; revision control (Git, Mercurial, SVN); experience with high-speed interfaces (AMBA, PCIe, UCIe, Ethernet, RoCE) is a plus.
Define/implement IP/SoC verification plans and build verification test benches to enable multi-level verification.
Develop functional tests, drive verification closure using metrics (test plan, functional and code coverage), and debug/root-cause failures.
Collaborate with cross-functional teams (Design, Model, Emulation, Silicon validation) and drive continuous verification improvements.
2+ years in SystemVerilog/UVM and/or C/C++ based verification; 2+ years in IP/sub-system and/or SoC level verification with SystemVerilog UVM/OVM.
Experience with verification infrastructure, test bench development, and bug isolation; ability to work through full verification cycle.
Familiarity with scripting languages and EDA tools; exposure to Formal/Emulation is a plus.
5+ years in UVM-based verification environments; IP/sub-system/SoC verification of data-center related designs (Video, AI/ML, Networking).
Meta is hiring Application-Specific Integrated Circuit (ASIC) Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications. As a Design Verification Engineer, you will be part of a team working with the best in the industry, focused on developing ASIC solutions for Meta’s data center applications. You will be responsible for the verification closure of a design module or sub-system from test-planning, UVM based testbench development to verification closure. Along with traditional simulation, you will use other approaches like Formal and Emulation to achieve a bug-free design. The role also provides ample opportunities to partner and collaborate with full stack software, hardware, ASIC Design, Emulation and Post-Silicon teams towards creating a first-pass silicon success.
Responsibilities
Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification Develop functional tests based on verification test plan Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage Debug, root-cause and resolve functional failures in the design, partnering with the Design team Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry
Minimum Qualifications
Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience Track record of 'first-pass success' in ASIC (Application-Specific Integrated Circuit) development cycles 2+ years of experience in SystemVerilog/UVM (Universal Verification Methodology) and/or C/C++ based verification 2+ years experience in IP/sub-system and/or SoC (System on Chip) level verification based on SystemVerilog UVM and OVM (Open Verification Methodology) based methodologies Experience in one or more of the following areas along with functional verification - System Verilog Assertions, Formal, Emulation Experience in EDA/Electronic Design Automation tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle
Preferred Qualifications
5+ years of experience in development of UVM based verification environments from scratch Experience in IP, sub-system and SoC level verification using SystemVerilog, UVM Experience with IP or integration verification of high-speed interfaces like AMBA, PCIe (Peripheral Component Interconnect Express), UCIe, Ethernet, RoCE Experience with Design verification of Data-center applications like Video, Artificial Intelligence/Machine Learning (AI/ML) and Networking designs Experience with revision control systems like Mercurial, Git or SVN Experience working across and building relationships with cross-functional design, model and emulation teams Experience with verification of ARM/RISC-V based sub-systems or SoC (Systems on Chip)