Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.

Axiado Corporation • San Jose, California, United States
Salary: $80,000 - $200,000 / year
Role & seniority: Senior FPGA Validation Engineer
Stack/tools: FPGA and Emulation platforms; device modeling; debugging tools; SOC design; FW/SW awareness; protocols: PCIe, USB, Ethernet, SPI; FPGA tools (Vivado)
Set up FPGA/Emulation platform and device modeling
Set up FPGA/Emulation debugging tools and support validation tests
Customize the SOC design for the FPGA/Emulation platform; collaborate with SOC design, verification, systems, and software teams to meet pre-silicon emulation and prototyping goals
Strong FPGA and Emulation platform experience
Familiarity with PCIe, USB, Ethernet, SPI and related SOC protocols
Proficiency with FPGA toolchains (Vivado)
Good FW/SW understanding on SOC
Strong communication skills
BS or MS in EE/EECS/CS or equivalent
5+ years of relevant work experience
Experience in pre-silicon emulation/prototyping workflows
Prior collaboration across Architecture, Verification, ASIC Design and Software teams
Location & work type: Silicon Valley, USA (on-site); full-time
Company Description Axiado is building the future of AIpowered digital infrastructure. We are a fastgrowing, wellfunded silicon, systems, and solutions company pioneering a new category of semiconductor called the Trusted Control/Compute Unit (TCU) that combines advanced hardware security, AIdriven resilience and efficiency, and realtime platform management. Our technology protects the world’s most critical infrastructure—from data centers to nextgeneration cloud and AI platforms—by securing systems at the foundation levels of hardware, independent of host CPUs and operating systems. Founded in 2019 and now over 150 employees strong, Axiado has evolved into a recognized leader in the convergence of AI, security, and silicon innovation. We partner with and are actively engaged in commercial programs with multiple Tier 1 industry leaders, validating both our technology and our long-term market trajectory. Axiado has also won numerous industry awards for our ground-breaking products and technological innovations, including being named one of Fast Company’s 2025 Top 10 Most Innovative Companies in Security, winning the 2025 Global InfoSec Award for Outstanding AI Security Solution, and being named a finalist for the Global Semiconductor Alliance’s 2025 “Start-Up to Watch” award. At Axiado, developing breakthrough technology takes more than great engineering—it takes a team of exceptional people who collaborate boldly, challenge assumptions, and take pride in building what comes next. We value curiosity, execution, respect, and a shared desire to make a meaningful impact on the security and reliability of the digital world. If you’re driven to innovate, energized by hard problems, and excited to help define the future of secure AI infrastructure, we invite you to apply and join us on this journey. Job Description The Senior FPGA Validation Engineer position is your opportunity to join one of the industry’s leading companies in platform security management and ransomware detection for cloud datacenters, 5G infrastructure and disaggregated compute ecosystems. You should have prior knowledge about SOC architecture, and emulation and prototyping platforms. As the Senior FPGA Validation Engineer for Axiado, you will have the opportunity to work in design verification, debug and system integration. You will work closely with the Architecture, Verification, ASIC Design and Software teams. KEY RESPONSIBILITIES Help set up FPGA/Emulation platform and device modeling Help set up FPGA/Emulation debugging tools Help customize the SOC design for the FPGA/Emulation platform Duties include modeling, debugging, creating and running validation tests, as well as supporting SW debugging Work with SOC design engineers, verification, systems and software team to achieve pre-silicon emulation and prototyping goals Qualifications Strong experience working with FPGA and Emulation platforms. Familiarity with PCIe, USB, Ethernet, SPI and other commonly used protocols in SOC ASIC designs Strong experience working with FPGA tools likes Vivado Good knowledge of how FW/SW works on SOC Good communication skills BS or MS (preferred) degree in EE/EECS/CS or equivalent. 5 plus years of work experience Additional Information Additional Information Axiado is committed to attracting, developing, and retaining the highest caliber talent in a diverse and multifaceted environment. We are headquartered in the heart of Silicon Valley, with access to the world's leading research, technology and talent. We are building an exceptional team to secure every node on the internet. For us, solving real-world problems takes precedence over purely theoretical problems. As a result, we prefer individuals with persistence, intelligence and high curiosity over pedigree alone. Working hard and smart, continuous learning and mutual support are all part of who we are. Axiado is an Equal Opportunity Employer. Axiado does not discriminate on the basis of race, religion, color, sex, gender identity, sexual orientation, age, non-disqualifying physical or mental disability, national origin, veteran status or any other basis covered by appropriate law. All employment is decided on the basis of qualifications, merit, and business need.
Department: Verification
Compensation: USD 80000 - USD 200000 - yearly