🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Google • Tel Aviv, Tel-Aviv District, Israel
Role & seniority: Senior/Staff level hardware test engineer focused on pre- and post-silicon validation and NPI/HVM processes.
Stack/tools: ATE platforms (Advantest, Teradyne); programming in Python, Java, C#, C/C++; ASIC test methodologies (MBIST, ATPG, DFT, SERDES, sensors).
Collaborate with Architecture, Design, and Verification to define bring-up, validation, characterization, and qualification strategies; develop manufacturing test solutions for HPC products.
Verify test solutions on pre-silicon models; develop ATE test modules, DC tests, binning, production flows, and characterization flows; develop/validate ATE programs for NPI and HVM.
Support product sustainability: analyze screening/characterization data, improve test time/yield, address test escapes/RMAs, and drive corrective actions with cross-functional teams; build tools and automation to improve testing.
Bachelor’s degree in Electrical/Computer Engineering, CS, or related; or equivalent practical experience.
5 years in design, test, manufacturing, or process engineering.
Experience in pre-silicon validation, ATE program development, and post-silicon enabling from NPI through HVM.
ASIC test methodologies (MBIST, ATPG, DFT, SERDES, sensors).
Proficiency in Python, Java, C#, or C/C++ and hands-on with Advantest or Teradyne ATE platforms.
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience. 5 years of experience in design, test, manufacturing, or process engineering. Experience in pre-silicon validation, test content generation, ATE program development, and post-silicon enabling from NPI through HVM. Experience in ASIC test methodologies (e.g., MBIST, ATPG, DFT, SERDES, and sensors). Experience in Python, Java, C#, or C/C++, and Advantest or Teradyne ATE platforms.
Experience in creating end-to-end manufacturing test strategies for PCBA and systems that cover structural through functional and system tests. Experience in ATE hardware design and proliferation such as load boards/probe cards, handler kits, sockets, and thermal control solutions. Experience in developing or integrating manufacturing test hardware using electrical and thermo-mechanical components. Experience in developing automations for pre-silicon verification and post-silicon test-generation/test-program domains. Experience with CPU/GPU SoC architecture, design, validation, and debug.
About The Job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.
We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.
Responsibilities
Collaborate with Architecture, Design, and Verification teams to develop new product bring-up, validation, characterization, and qualification strategies, manufacturing test solutions for new High Performance Computing (HPC) products in advanced process technologies. Verify test solutions on pre-silicon models (simulation or emulation) and develop ATE test modules, DC tests, binning, production flows, and characterization flows. Develop and validate test programs on ATE platforms for New Product Integration (NPI) in preparation for High Volume Manufacturing (HVM), working with ATE vendors. Support product sustainability, including volume data analysis of screening and characterization data, test time and yield improvements, test escapees and Return Merchandise Authorizations (RMAs) assessments, failure localization, containment measure implementation, and partnership with design manufacturing, quality, and reliability teams to root cause and implement corrective actions. Develop tools, flows, and methodologies to continuously improve and automate the testing.
Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form .