Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.

Google • Sunnyvale, California, United States
Salary: $156,000 - $229,000 / year
Role & seniority: Senior/Staff-level test engineering role focused on ASIC/SoC test for TPU-related AI/ML hardware; involves ownership of test programs from NPI to HVM and integration with production.
Stack/tools: ASIC/SoC test development and bring-up; Automatic Test Equipment (ATE) platforms (e.g., Advantest, Teradyne); DFT/ATPG (including SSN/streaming fabric), MBIST/BISR/BIRA; IP testing (PLL, PVT sensors, thermal diodes, PMRO, aging sensors, eFuse); PCIe, DDR, HBM; test program generation, vector tracking, automation tools; cross-functional test development for production release.
Develop and maintain ATE-based test programs for high-volume manufacturing and characterization; coordinate with ATE vendors and internal teams.
Own IP-level and chip-level DFT/ATPG test development (including eFuse programming; MBIST/MBIST-related diagnostics; memory tests and repair).
Drive SoC NPI bring-up, verification, characterization, qualification, test coverage optimization, and production support (test program upgrades, yield analysis, DPPM correlation, RMA).
Bachelor’s in EE/CS/CE or related field; 8+ years in test or product engineering.
Experience with ASIC/SoC test development, NPI/HVM bring-up, and ATE platforms.
Proficiency in DFT/ATPG, MBIST/BISR/BIRA, and IP/system-level testing (e.g., PLLs, sensors, eFuse); familiarity with PCIe, DDR, HBM.
In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.
In this role you will help build System on a Chips (SoC) that power these data centers by developing and deploying comprehensive test solutions with Automatic Test Equipment (ATE) for New Product Introduction (NPI) and High Volume Manufacturing (HVM) at wafer fabs and Outsourced Assembly and Tests (OSAT). You will have an opportunity to create silicon and follow it into the field to close the loop back to design and test for the next generations of chips.
You will help to integrate SoC technologies into devices and drive ATE manufacturing testing to validate performance and screen devices. You will own all aspects of testing and work with cross-functional teams to ensure the optimal test coverage in production and high quality SoCs. You will work with various groups to develop tests, automation methodologies, develop/support internal tools for test program generation, vector tracking, test program release, etc. You will also work on releasing cost effective production test solutions into mass production.
The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.
We're the driving team behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.
The US base salary range for this full-time position is $156,000-$229,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more
about benefits at Google [https: //careers.google.com/benefits/].