🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Infotree Global Solutions • Austin, Texas, United States
Role & seniority
Role: Testing/Validation Engineer (seniority not specified; experienced contributor)
Stack/tools
Hardware: server hardware, testing systems, JTAG debuggers, logic analyzers, SATA/USB/PCIe analyzers
Software/firmware: BIOS, firmware, drivers; Linux and Windows Server
Languages: C/C++, Python, Perl (scripting familiarity)
Top 3 responsibilities
Manage, set up, and maintain testing systems; diagnose hardware issues; flash firmware/BIOS images
Execute feature enablement, validation test plans for power management post-silicon across Server products; debug HW/FW bugs
Run power management optimization plans and benchmark workloads; prioritize and manage concurrent projects
Must-have skills
Knowledge of computer hardware architecture (CPU/APU, x86, PCIe, memory, bus logic) and software architecture (drivers, BIOS, firmware)
Understanding of power management features; modern x86/server architecture
Test planning and test development experience; silicon bring-up and internal engineering support
Programming/scripting: proficient in C/C++, Python, Perl
Server OS experience (Linux, Windows Server)
Practical use of JTAG debuggers, logic analyzers, SATA/USB/PCIe analyzers
Strong troubleshooting to distinguish hardware vs software issues
Nice-to-haves
Direct experience with silicon bring-up and cross-team debugging
Deeper server platform architecture expertise
Prior bench/ben
Only GC or USC can apply.
Manage and maintain testing systems, which includes setting up new systems, diagnosing hardware issues, load operating system, flash FW, and BIOS images both in circuit and throughout of band fixtures.
Execute feature enablement and validation test plans for power management features post silicon phase across all client’s Server products and debug HW/FW bugs
Execute power management feature optimization plans.
Execute benchmark workloads to confirm product performance
Prioritize and efficiently manage several concurrent projects and testing tasks
Knowledge of computer hardware architecture (CPU/APU, x86, pcie, memory, bus logic) and software architecture (driver, bios, firmware usage)
Knowledge of power management features
Understanding of modern x86 microprocessor architecture and Server platform architecture is highly desired
Test plan and test development experience
Participated in silicon bring up and debug, support to internal engineering teams
Familiarity with programming / scripting language (C/C++, Python, Perl, ...)
Working knowledge of Server OSes (Linux, Windows Server)
Experienced use of tools such as Jtag debuggers, logic analyzers, SATA, USB, and PCIe bus analyzers
Good troubleshooting skills to isolate component issues from software issues and use errors.