We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Post-Silicon Systems Validation Engineer at AMD - QATestingJobs.com
A
Post-Silicon Systems Validation Engineer
AMD • Nanshan District, Guangdong, China
onsitefull-time
Posted Feb 24, 2026Apply by Feb 24, 2027
Role & seniority: SMTS Post-Silicon Systems Validation and Debug Engineer; senior technical contributor / technical lead for client platform system-level issues.
Stack/tools: PCIe and USB high-speed IO; SoC architecture; firmware (BIOS/UEFI, PMFW); OS interactions; board/platform debugging; programming in C/C++, Python (and scripting); debug tools (protocol analyzers, logic analyzers, oscilloscopes); log analysis frameworks; automation and validation tooling.
Top 3 responsibilities
Lead system-level validation and debug for Client platforms; own resolution of high-complexity cross-functional issues (PCIe, USB, power management).
Define/evolve validation strategies, debug methodologies, and best practices; lead root-cause analysis across hardware, firmware, BIOS/OS/drivers; drive corrective actions.
Develop and drive adoption of debug tools, automation, and observability; mentor junior engineers; influence platform architecture and cross-functional collaboration (silicon, firmware, BIOS, OS, validation, platform partners).
Must-have skills
Deep expertise in high-speed IO (PCIe and/or USB), including power management and error handling.
Strong platform-level system knowledge (SoC, firmware, OS interactions, board considerations); experience solving cross-IP post-silicon issues.
Proficiency in debugging experiments, multi-subsystem root cause analysis; board-level debugging (power sequencing, resets, timing); programming/scripting (C/C++, Pyt
Full Description
WHAT YOU DO AT AMD CHANGES EVERYTHING
At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.
THE ROLE
We are looking for an experienced and technically strong SMTS Systems Design Engineer to join our Client Systems team. This role requires deep expertise in platform-level system behavior and high-speed IO protocols, with the ability to drive complex system issues across silicon, firmware, OS, and platform hardware.
As a senior technical contributor, you will play a critical role in shaping validation strategies, defining debug methodologies, and improving AMD’s system-level robustness for Client platforms, with particular emphasis on PCIe and USB subsystems.
THE PERSON
As an SMTS Post-Silicon Systems Validation and Debug Engineer, you are expected to operate as a technical leader and subject-matter expert in system-level debug and validation. You will own some of the most complex and ambiguous platform issues, often spanning multiple IPs, firmware components, and external devices.
You are expected not only to resolve issues, but also to define technical direction, mentor engineers, and influence architecture, validation strategy, and debug readiness early in the development cycle. Strong communication skills and the ability to drive alignment across organizations are essential for success in this role.
KEY RESPONSIBILITIES
Serve as a technical lead for system-level validation and debug across Client platforms
Own and drive resolution of high-complexity, cross-functional system issues, particularly related to PCIe, USB, and platform power management
Define and evolve system validation strategies, debug methodologies, and best practices
Analyze and debug protocol behavior including link training, enumeration, power state transitions (D-states, ASPM, L1 Substates), hot-plug, and error handling
Lead root cause analysis across hardware, firmware, BIOS, OS, and drivers, and drive corrective actions with design and firmware teams
Develop and drive adoption of debug tools, automation, and log analysis frameworks to improve efficiency and observability
System ValidationSystem DebugPCIeUSBPlatform Power ManagementRoot Cause AnalysisFirmwareBIOS/UEFIOS InteractionsHigh-Speed IO ProtocolsSoC ArchitecturePythonC/C++Protocol AnalyzersLogic AnalyzersOscilloscopesmulti-location
Provide technical guidance and mentorship to junior engineers within the team
Influence platform architecture and feature definition by providing early feedback based on system-level experience
Drive cross-functional collaboration with silicon design, firmware, BIOS, OS, validation, and platform partners to ensure product readiness
PREFERRED EXPERIENCE
Deep expertise in high-speed IO protocols, especially PCIe and/or USB, including power management, error handling, and corner-case behaviors
Strong platform-level system knowledge, including SoC architecture, firmware (BIOS/UEFI, PMFW), OS interactions, and board-level considerations
Proven experience leading and resolving complex, cross-IP system-level issues in post-silicon environments
Solid understanding of x86 or other complex CPU architectures and system initialization flows
Demonstrated ability to design effective debug experiments and drive root cause across multiple subsystems
Extensive experience with board/platform-level debugging, including power sequencing, reset behavior, and timing analysis
Programming/scripting skills (e.g., C/C++, Python, Perl) used to enable debug, automation, or data analysis
Hands-on experience with advanced debug equipment such as protocol analyzers, logic analyzers, oscilloscopes, etc.
Proven ability to operate independently, drive ambiguity to clarity, and influence technical decisions across teams
ACADEMIC CREDENTIALS
Bachelors or Masters degree in electrical, computer science or computer engineering.
#LI-CC1
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.
