🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Apple • San Diego, California, United States
Role & seniority: DFT Design Verification Engineer (senior; requires 10+ years experience; Bachelor’s degree)
Stack/tools: pre-silicon DFT verification; test bench development; gate-level simulations; scripting in Perl, Python, or TCL; design verification methodologies; regression automation
Review architecture/design specs and extract features to create verification plans for DFT implementation
Verify DFT implementation, run checks, debug failures, supervise bugs, and close coverage
Implement test benches, generate constrained/random tests, support verification flows, automation scripts, and regressions; assist multi-team scheduling
10+ years of experience; Bachelor’s degree
Proven track record on large processors and/or GPU/SOC designs
Directed or random verification, coverage analysis, and assertions
Proficiency in scripting (Perl, Python, or TCL)
Strong object-oriented programming; solid DV methodologies
Problem solving, communication, ability to manage multiple priorities and deadlines; lead project execution
Knowledge of general logic design; exposure to DFT (plus)
Deep DFT verification experience; pre-silicon DV experience on GPUs/SOC
Automation, regression management, and broader design collaboration
Location & work type: location not specified; work type not specified (full-time involvement implied by role)
Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance, power-efficient processor, GPU. You’ll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining this group means you’ll be responsible for crafting and building the technology that fuels Apple’s devices. Together, you and your team will enable our customers to do all the things they love with their devices. The DFT Design Verification Engineer will be on a team which is responsible for the complete DFT pre-silicon verification and support for silicon bring-up of GPU core.
DESCRIPTION
As a DFT Verification engineer your primary responsibilities will include: • Reviewing Architecture and Design Specifications • Extracting design features and developing attributes and verification plans • Working with designers to verify DFT implementation and run various checks • Implementing test benches, generating advised/constrained random tests • Debugging failures, running gate level simulations, supervising bugs, and closing coverage • Handling schedules and supporting multi-functional engineering effort • Assisting in verification flows, automation scripts and regressions
MINIMUM QUALIFICATIONS
Bachelors Degree + 10 Years of Experience
PREFERRED QUALIFICATIONS
Proven experience in large processors and/or GPU/SOC designs Hands-on experience in directed or random verification, coverage analysis and assertions Proficient in scripting languages such as Perl, Python or TCL Strong Object-Oriented Programming skills Solid Understanding of Design Verification (DV) methodologies for verifying DFT implementation in pre-silicon Excellent skills in problem solving, communication and desire to seek new challenges Experience working under strict schedule deadlines with the ability to manage multiple priorities Ability to lead project execution Good knowledge of general logic design, and exposure to DFT is a plus