S

Digital Verification Development Engineer

Silvaco Cairo, Cairo, Egypt

onsitefull-time
Posted Jul 9, 2026

**Role & seniority: ** Verification Engineer (0–3 years)

**Stack/tools: ** SystemVerilog, Verilog; UVM; Unix/Linux; constrained-random verification; functional/code coverage; RTL & gate-level simulation; VIP integration; FPGA prototyping (validation test suites); CI/regression infrastructure. (Nice-to-haves: shell, Perl, TCL)

**Top 3 responsibilities: **

  1. Build verification strategy: develop test plans from specifications and architect system-level verification environments.

  2. Implement UVM testbenches: create constrained-random stimulus, monitors/scoreboards, and coverage models.

  3. Close coverage: track functional/code coverage, analyze holes, and add targeted tests; support regression/CI flows.

  • Must-have skills:

    • Strong SystemVerilog + UVM proficiency (OOP concepts)

    • Experience developing SV-based verification environments

    • Understanding of functional and code coverage metrics and closure

    • Unix/Linux working knowledge

  • Nice-to-haves:

    • Familiarity with RTL design/synthesis and CDC analysis

    • Scripting/automation: shell, Perl, TCL

    • Working with VIP for standard protocols

    • Support FPGA-based pre-silicon bring-up; process automation

  • Location & work type: Not specified in the provided text.

Full Description

Company Description Mixel, a Silvaco Company, is an innovator of high-performance analog mixed signal semiconductor IPs whose solutions are powering Mobile, Display, Camera, Automotive, VR, AR and AI applications. Our mission is to provide our customers and partners with outstanding mixed-signal, silicon-proven IPs, creating in the process a differentiating technology that sets your products apart. At Mixel, you will find an inspiring environment with a strong focus on technical innovation, people well-being, no layers of management, and the freedom to make meaningful contributions in a setting that encourages creative thinking. We value open communication, empathy, mutual trust, and respect. Job Description Develop test plan from specification and architect system level verification environments. Develop and maintain UVM-based testbenches for block-level and subsystem-level verification Write constrained-random stimulus, scoreboards, monitors, and coverage models in SystemVerilog Contribute to regression infrastructure, continuous integration flows, and internal verification methodology Drive functional and code coverage closure; analyze coverage holes and add targeted tests Integrate and configure VIP (Verification IP) for standard protocols Support FPGA-based prototyping and pre-silicon bring-up with validation test suites Execute RTL/Gate level simulations and analyze results. Contribute to design/verification process automation. Qualifications

Essential Qualifications and Experience

Bachelor’s degree of: Electronics/Computer Engineering.

Years of experience in the same field: 0-3 Years of experience in developing SV-based verification environments. Strong knowledge of Verilog, System Verilog, and object-oriented programming languages. Strong proficiency in UVM methodology Solid understanding of functional and code coverage metrics and closure

English Language Proficiency: Fluency

Computer skills required: Unix/Linux operating system.

Desirable Qualifications and Experience

  • Familiarity with RTL design, synthesis, and CDC analysis.
  • Working knowledge of shell, Perl, and TCL scripting.
  • Additional Information
  • Life at Mixel

At Mixel, a Silvaco company, we believe in empowering our people and meeting them where they are in their careers. Our Total Rewards package is designed to reflect the local culture and community where our employees live and work — because we know success starts with feeling valued and supported. Our people are our greatest strength. We also believe in a pay-for-performance philosophy — rewarding impact, recognizing achievements, and providing security for the future. Here are some of the key highlights

  • · Competitive pay
  • · Annual and spot bonuses
  • · Long-term incentive plan awards (RSUs)
  • · Health benefits
  • · Paid holidays and time off
  • · Various learning and leadership opportunities
SystemVerilogUVMVerilogObject-Oriented ProgrammingFunctional CoverageCode CoverageUnix/LinuxRTL DesignSynthesisCDC AnalysisShell ScriptingPerlTCLFPGA PrototypingVerification IPmulti-location

Cookies & analytics consent

We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.

Read how we use data in our Privacy Policy and Terms of Service.