
Signal & Power Integrity Validation Engineer – Energy and AI Compute, Korea
Tesla • Seoul, South Korea
-
Role & seniority
-
SI/PI Validation Engineer (senior individual contributor; ~3+ years required)
-
Embedded with Energy LV and AI Compute EE teams; SI/PI lab owner as shared resource
-
-
Stack / tools
-
Standards/PHYs: DDR/LPDDR, PCIe Gen4/5/6, USB 3.x/4, Ethernet (1G–400G, T1 variants), eDP/DP/MIPI DSI-CSI, SerDes/LVDS
-
Lab instruments: VNA, high-bandwidth oscilloscope, spectrum analyzer, TDR
-
Analysis/simulation correlation: (implied) VNA/TDR correlation with SI/PI simulations
-
Automation: Python, MATLAB, or equivalent
-
(Bonus) SI/EM tools: Ansys AEDT/HFSS/SIwave, Cadence Sigrity; PCB tools: Cadence Allegro/Altium
-
-
Top 3 responsibilities
-
Own SI/PI validation end-to-end: memory, PCIe, USB, Ethernet, display (eye margins, training/compliance, root-cause debug)
-
Prototype/production failure debugging and closure with HW/firmware/vendor teams
-
SI/PI lab management: operations, inventory, calibration scheduling, maintenance/procurement, utilization tracking
-
-
Must-have skills
-
Hands-on SI/PI experience on production PCBs with ownership across memory + at least PCIe/Ethernet/USB/display
-
Proficiency with VNA, oscilloscope, spectrum analyzer, TDR
-
Working knowledge of high-speed interface physical-layer behavior
-
Scripting/data processing ability (Python/MATLAB)
-
Lab operations experience (calibration tracking, equipment scheduling)
-
Clear cross-team technical communication
-
-
**Nice-to-h
Full Description
Position Description Tesla's electronics design teams are pushing for high-bandwidth and high-performance designs across two fast-growing domains: energy storage systems and AI computing infrastructure. As link rates climb and power densities increase, signal and power integrity have become first-order design constraints. As an SI/PI validation engineer at Tesla, you will be one of the subject-matter experts embedded with the Energy LV and AI Compute EE teams, owning analysis and validation from early architecture through production release. In addition to your technical role, you will manage the SI/PI lab as a shared resource.
Responsibilities SI/PI Validation
Own SI/PI validation across Energy and AI Compute programs, including
Memory: LPDDR5/5X and DDR5 validation various memory testing tools, PVT margin sweep, and eye diagram analysis
PCIe: Gen4/5/6 link training, TX Preset optimization, compliance eye, and root-cause debug of link failures across platform bring-up
USB: USB 3.x/4 link training and enumeration validation, interoperability, SI root-cause debug for production blockers
Ethernet: Channel characterization and compliance for 1G/10G/100G/200G/400G; automotive single-pair variants (100BASE-T1, 1000BASE-T1, 10BASE-T1S); SGMII link validation
Display: eDP, DP, and MIPI DSI/CSI interface validation including eye margin, pre-emphasis tuning, and cable/connector characterization
Energy-specific: High-speed serial links (40 Gbps+) in high-noise, high-power environments; LVDS, PWM, and analog sense lines across multi-meter cabinet harnesses; switching regulator noise characterization on mixed-signal boards Conduct lab measurements using VNA, high-bandwidth oscilloscope, spectrum analyzer, and TDR; correlate measured results against simulation Debug SI/PI failures on prototypes and production boards; drive root cause to closure with hardware, firmware, and vendor teams Develop scripting and automation for instrument control, measurement data processing, and report generation
Lab Management
Own day-to-day lab operations: equipment inventory, calibration scheduling, instrument maintenance, and procurement Track utilization and coordinate equipment access across concurrent programs
Requirements
Degree in Electrical Engineering or equivalent industry experience 3+ years of hands-on SI/PI experience on production PCBs with demonstrated ownership of memory, Ethernet, PCIe, USB, and display interface validation
Hands-on proficiency with lab instruments: VNA, high-bandwidth oscilloscope, spectrum analyzer, TDR
Working knowledge of high-speed interface standards and physical layer behavior: DDR/LPDDR, PCIe, USB, Ethernet, SerDes Scripting proficiency in Python, MATLAB, or equivalent for automation and data analysis Experience managing lab operations including calibration tracking and equipment scheduling Collaborative mindset with the ability to communicate SI/PI constraints clearly across disciplines
Bonus Skillset
Power integrity depth: PDN impedance analysis, decoupling strategy, on-die/package modeling, switching regulator noise characterization
Cutting-edge memory interfaces: HBM3/4, GDDR7, LPDDR6 High-speed cable and connector characterization (S-parameter de-embedding, fixture compensation) Designing for high-noise environments (power electronics, motor drives, HV battery systems)
EMC fundamentals: conducted/radiated emissions analysis and root-cause debug Proficiency in 2D/3D EM simulation tools (Ansys AEDT/HFSS/SIwave, Cadence Sigrity, or equivalent) Familiarity with PCB design tools (Cadence Allegro or Altium) and ability to review layout for SI/PI compliance System-level validation experience including platform bring-up, interface integration testing, and CM test development