A

Senior SoC Design Verification Engineer

AMD • Hyderabad, Telangana, India

onsitefull-time
Posted Aug 19, 2026Apply by Sep 18, 2026

**Role & seniority: ** Senior Silicon Design Verification Engineer (SMTS SoC Design Verification); ~12+ years ASIC DV experience

**Stack/tools: **

  • HDL: SystemVerilog, UVM

  • DV framework: VIPs/UVCs, BFMs, SoC/IP verification environments

  • Verification: functional/code coverage, assertion coverage, debug in simulation-based flows

  • Debug: industry-standard simulation/verification tools (unspecified)

  • Automation/scripting: Python/Perl/Shell, regression automation, version control

  • Top 3 responsibilities:

    • Own end-to-end verification of key SoC features and system-level scenarios

    • Build/execute verification plans, testbenches, and regression strategies to reach coverage closure and silicon sign-off

    • Lead DV methodology improvements, including automation/productivity, and drive debug (RTL/testbench/firmware) to milestones (LSB/LSC/LSD/Tape-Out)

  • Must-have skills:

    • Strong SoC verification methodologies and coverage closure (functional + code + assertions)

    • Advanced SystemVerilog + UVM

    • Proven capability debugging complex RTL/architecture/testbench/firmware issues

    • Deep SoC architecture knowledge (interconnects, memory subsystems; security/power/performance features)

  • Nice-to-haves:

    • X86-based SoC DV experience

    • Scripting/regression automation and comfort with Python/Perl/Shell + version control

    • Experience with pre-silicon emulat

Full Description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we’re looking for talent who feel the same: people who want to leave the planet better than they found it, those who don’t shy away from humanity’s challenges but are determined to help solve them.

AMD is powering the next generation of supercomputing, high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating go-to-market plans, every role at AMD contributes to something bigger — technology that moves the world forward.

SENIOR SILICON DESIGN VERIFICATION ENGINEER

The Role

The SMTS SoC Design Verification Engineer is responsible for leading the verification of complex SoC features and subsystems, driving verification methodology, ensuring high-quality silicon sign-off, and mentoring engineers across the verification organization. The role requires deep expertise in SoC architecture, System Verilog/UVM, debug, coverage closure, and cross-functional collaboration

Key Responsiblities

Own end-to-end verification of key SoC features and system-level scenarios. Develop and execute comprehensive verification plans, testbenches, and regression strategies. Drive functional, code, assertion, and scenario coverage closure. Lead SoC/IP integration verification and sign-off activities. Debug complex RTL, architecture, testbench, and firmware issues. Collaborate closely with Architecture, RTL, Firmware, Emulation, Platform, and Validation teams. Drive verification methodology improvements, automation, and productivity enhancements. Support pre-silicon bring-up, emulation, and post-silicon debug activities. Mentor and technically guide MTS/SDE engineers. Drive execution toward program milestones such as LSB, LSC, LSD, and Tape-Out

Preferred Experience

Minimum 12+ years of experience in ASIC Design Verification

Experiance in X86 based SOC DV Strong expertise in SoC verification methodologies. Advanced SystemVerilog and UVM knowledge. Experience with SoC/IP verification environments, VIPs, UVCs, BFMs. Strong debugging skills using industry-standard simulation and verification tools. Knowledge of functional and code coverage methodologies. Understanding of SoC architecture, interconnects, memory subsystems, security, power management, and performance features. Familiarity with scripting (Python/Perl/Shell), regression automation, and version control systems.

Academic Credentials

Bachelors or Masters degree in Electronics engineering

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

SoC Design VerificationSystemVerilogUVMX86 ArchitectureRTL DebuggingCoverage ClosurePythonPerlShell ScriptingASIC VerificationVIPsUVCsBFMsEmulationPost-silicon DebugRegression Automationmulti-location

Cookies & analytics consent

We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.

Read how we use data in our Privacy Policy and Terms of Service.