Google logo

Senior SoC Formal Verification Engineer, Google Cloud

Google • Haifa, Haifa District, Israel

onsite
Posted Sep 29, 2026
  • Role & seniority

    • Senior Formal Verification / ASIC Verification engineer (≈ 10+ years experience)

    • Team in Israel for custom server chip (ASIC) development

  • Stack/tools

    • Formal verification tools: JasperGold, VC Formal, Questa Formal, 360-DV

    • Property/temporal languages: SVA (SystemVerilog Assertions), PSL

    • Scripting: Python (preferred)

    • Related knowledge: formal verification algorithms

  • Top 3 responsibilities

    • Define formal verification strategy; write properties and input constraints for ASIC blocks

    • Run formal property verification and drive verification closure/sign-off using closure techniques

    • Develop and improve methodologies and reusable verification components (including embedding AI tools for optimization)

  • Must-have skills

    • Strong ASIC digital background: main interconnects, DMA, controllers, power management

    • Ability to capture design intent using SVA/PSL

    • Proficiency with at least one formal tool (JasperGold/VC Formal/Questa Formal/360-DV)

    • Experience planning verification and achieving sign-off/closure

  • Nice-to-haves

    • MS/PhD in EE/CS

    • Python scripting

    • Understanding of formal verification algorithms

    • Experience incorporating AI tools into verification workflows

  • Location & work type

    • Israel (team location stated)

    • Work type: onsite/hybrid not specified (not stated in

Full Description

MINIMUM QUALIFICATIONS

  • Bachelor's degree in Electrical Engineering, Computer Science, or equivalent practical experience.
  • 10 years of experience working on main interconnects, direct memory access (DMA), controllers, and power management.
  • Experience working with one or more formal verification tools, such as JasperGold, VC Formal, Questa Formal, or 360-DV.
  • Experience capturing design specification in a temporal assertion language such as SystemVerilog Assertions (SVA) or Property Specification Language (PSL).

PREFERRED QUALIFICATIONS

  • Master's degree or PhD in Electrical Engineering or Computer Science.
  • Proficiency with scripting languages, such as Python.
  • Understanding of formal verification algorithms.

ABOUT THE JOB

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Our mission at Google System Infrastructure is to build the best cloud in the world for Google services and for Google Cloud customers, by solving real world business issues of performance, cost, and scale, utilizing hardware, software, and system solutions. To better serve evolving cloud needs, Google is establishing a team in Israel to develop custom chips for servers.

In this role, you will perform formal verification of design properties of complex ASIC designs. You will collaborate closely with design and verification engineers to define meaningful properties that capture the design intent of a logic block and constraints on its input stimulus. You will also help define and improve design and verification methodologies that allow you to achieve formal verification closure.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

RESPONSIBILITIES

  • Plan the formal verification strategy and create the properties and constraints for complex digital design blocks.
  • Utilize formal property verification tools combined with formal verification closure techniques to verify properties and apply sign-off to blocks.
  • Pioneer and refine formal verification methodologies by systematically embedding AI tools to optimize verification accuracy.
  • Architect and implement reusable formal verification components.
Formal VerificationASIC DesignSystemVerilog AssertionsProperty Specification LanguageJasperGoldVC FormalQuesta Formal360-DVPythonDigital DesignInterconnectsDMAPower ManagementTemporal Assertion LanguageLogic Block DesignAI Toolsmulti-location

Cookies & analytics consent

We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.

Read how we use data in our Privacy Policy and Terms of Service.