Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.

Swedium Global Services • Helsinki, Uusimaa, Finland
Role & seniority: Senior ASIC Verification Engineer
Stack/tools: Specman e; UVM (SystemVerilog); functional coverage; constrained-random testing; ASIC/SoC verification flow; debugging tools
Lead block-level and SoC-level verification for advanced ASIC/IC projects
Develop, enhance, and maintain verification environments using Specman e and UVM; define test plans and coverage metrics
Collaborate with design teams, perform advanced debugging, analyze coverage, and mentor junior engineers
7+ years in ASIC/IC verification
Strong proficiency in Specman e and/or SystemVerilog (UVM)
Deep knowledge of verification methodologies, functional coverage, constrained-random testing, and debugging
Solid understanding of ASIC design flow, digital design concepts, and SoC integration
Experience on medium to large-scale verification projects
Strong analytical, problem-solving, and communication skills; fluent in English
Mentoring or leadership experience within verification teams
Track record of process improvement and best-practice contributions
Experience spanning architecture/verification reviews
Location & work type: Finland. On-site role with potential cross-site collaboration; start date ASAP.
Company Overview
Swedium Global is a fast-growing System Engineering and Solutions Company delivering high-quality technology services to clients worldwide. Our expertise spans Semiconductor Engineering R&D, Embedded Systems Development, Custom Application Software Development, Web and Cloud Application Development, Testing Services, as well as Consultancy and Outsourcing Solutions.
With a global presence across Sweden, Finland, Poland, Czech Republic, and India, we support customers through both onsite and offshore delivery models, helping them accelerate innovation and bring next-generation products to market.
Position: Senior ASIC Verification Engineer
Location: Finland
Expected Start Date: ASAP
Job Description
We are seeking a highly skilled Senior ASIC Verification Engineer with extensive hands-on experience in Specman e and UVM methodologies. In this role, you will lead block-level and SoC-level verification activities for complex ASIC/IC designs, ensuring robust functionality and high-quality silicon delivery.
Roles And Responsibilities
Lead and execute block-level and SoC-level verification for advanced ASIC/IC projects. Develop, enhance, and maintain verification environments using Specman e and UVM. Define and implement verification strategies, test plans, coverage metrics, and functional scenarios. Collaborate closely with design teams to understand specifications, identify corner cases, and ensure feature completeness. Debug complex issues at both RTL and system levels using advanced debugging tools and methodologies. Perform functional coverage analysis, close coverage goals, and ensure compliance with project requirements. Participate in reviews for architecture, specifications, and verification deliverables. Mentor junior team members, contribute to best practices, and support process improvements within the verification domain.
Qualifications
7+ years of industry experience in ASIC/IC verification. Strong proficiency in Specman e and/or SystemVerilog (UVM). Deep understanding of verification methodologies, functional coverage, constrained-random testing, and debugging techniques. Solid knowledge of ASIC design flow, digital design concepts, and SoC integration. Proven experience working on medium to large-scale verification projects. Strong analytical, problem-solving, and communication skills. Fluent in English, both written and verbal.
(ref: hirist.tech) Show more Show less