🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Ampere • Portland, Oregon, United States
Salary: USD 140,500–254,000 per year
Role & seniority: Senior/Staff Chip Physical Design Verification (PDV) Engineer for the PDV Team
Stack/tools: FinFET/multi-exposure metallization; Cadence, Siemens tool suites; Shell, Skill, Calibre; PDV flow automation; ESD (Calibre PERC, Ansys Pathfinder); DFM techniques; LVS/DRC, density fill
Own partition and chip-level physical design verification (PDV) and physical design reviews
Execute, debug, and sign off final verification flows for FinFET tape-out (DRC, LVS, DFM, Antenna, Density Fill, etc.)
ESD verification/sign-off at partition and chip levels; support PDV sign-off scripts; contribute to package-level verification and flow automation
Strong background in FinFETs and multi-exposure metallization
Proficiency with Cadence and Siemens toolchains
Programming knowledge in Shell, Skill, Calibre; experience with PDV flow automation; ESD coverage techniques
Familiarity with DFM techniques and common chip-level issues (density, latch-up, abutment conflicts, data integrity)
Electrical/Computer Engineering degree with 6–8+ years (level-adjustable per degree)
Experience addressing yield-impacting issues and cross-site collaboration (US, India, Vietnam)
Exposure to packaging-level verification and related sign-off processes
Location & work type: Multiple sites (US, India, Vietnam); full-time employee with potential hybrid/onsite arrangements depending on location
Notes
Description
Invent the future with us.
Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused on high-performance, energy efficient, sustainable cloud computing. By providing a new level of predictable performance, efficiency, and sustainability Ampere is working with leading cloud suppliers and a growing partner ecosystem to deliver cloud instances, servers and embedded/edge products that can handle the compute demands of today and tomorrow.
Join us at Ampere and work alongside a passionate and growing team — we’d love to have you apply!
About The Role
As a member of the PDV Team, you'll own chip-level physical design verification, physical verification flow automation, physical design reviews and ESD coverage.
What You’ll Achieve
Partition and chip-level level ownership of physical design verification (PDV), and physical design reviews Execute and debug final verification flows in preparation for gds tape out delivery on FinFet designs (DRC, LVS,DFM, Antenna, Density Fill Routines, XOR, etc.) ESD Verification and Sign-off at partition and chip level Design enhancements and DFM techniques Package level physical verification LVS / DRC check coding Support all PDV sign-off scripts at partition and at chip-level Work with multiple sites in a team environment, particularly with offices in the US, India, and Vietnam
About You
Background with FinFets and multi exposure metallization is required Familiarity with Cadence and Siemens tools is required Shell, Skill, Calibre and other programming knowledge Familiarity with Physical Verification flow automation Familiarity with ESD coverage techniques and verifications flows (Calibre PERC, Ansys Pathfinder) Familiarity with DFM techniques for yield enhancements
At Ampere we believe in taking care of our employees and providing a competitive total rewards package that includes base pay, long-term incentive, and comprehensive benefits. The full base pay range for this role is between $140,500 and $234,500, except in the San Francisco Bay Area where the range is between $152,500 and $254,000.
Our benefits include health, wellness, and financial programs that support employees through every stage of life, with full benefits eligibility at 20 hours per week.
Benefit Highlights Include
Premium medical insurance, dental insurance, vision insurance, as well as income protection and a 401K retirement plan, so that you can feel secure in your health and financial future. Unlimited Flextime and 10+ paid holidays so that you can embrace a healthy work-life balance. A variety of healthy snacks, energizing espresso, and refreshing drinks to keep you fueled and focused throughout the day.
And there is much more than compensation and benefits. At Ampere, we foster an inclusive culture that empowers our employees to do more and grow more. We are passionate about inventing industry leading cloud-native designs that contribute to a more sustainable future. We are excited to share more about our career opportunities with you through the interview process.
Ampere is an inclusive and equal opportunity employer and welcomes applicants from all backgrounds. All qualified applicants will receive consideration for employment without regard to race, color, national origin, citizenship, religion, age, veteran and/or military status, sex, sexual orientation, gender, gender identity, gender expression, physical or mental disability, or any other basis protected by federal, state or local law.