Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.

Tenstorrent • Bengaluru, Karnataka, India
Role & seniority: Post-Silicon Validation Engineer (leading to multiple seniority levels; open to diverse experience)
Stack/tools: RISC-V CPU–based SoCs; SoC bring-up and validation; lab tools for hardware/software debugging; bare-metal tests; boot flows; Linux bring-up and driver validation
Lead first-silicon bring-up of RISC-V CPU–based SoCs and execute post-silicon validation plans
Debug silicon issues across CPUs, interconnects, memory subsystems, peripherals, and high-speed interfaces
Develop/browse/bare-metal tests and collaborate on Linux boot, driver validation, ECO validation, and fixes for future revisions
10+ years in SoC bring-up, validation, and silicon debug
Strong understanding of CPU/SoC architectures (RISC-V privilege modes, caches, coherency, memory systems)
Ability to debug complex hardware/software interactions using lab tools and low-level software
Experience working in cross-functional environments with RTL, firmware, and software teams
Experience with RISC-V, AI accelerators, and high-performance compute platforms
Linux bring-up and driver validation, ECO validation, and support across silicon revisions
Proficiency with advanced silicon debug techniques and high-speed interfaces
Location & work type: Hybrid role based in Bangalore, India; candidates at various experience levels considered during interview; compensation and benefits provided; loca
Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities. We are looking for a Post-Silicon Validation Engineer to drive bring-up, validation, and debug of RISC-V–based SoCs. This role sits at the intersection of silicon, firmware, and system software, and requires hands-on lab experience and understanding of SoC architectures. You will own post-silicon validation from first-silicon bring-up through production readiness, working closely with design, pre-silicon verification, firmware, and software teams. This role is hybrid , based out of Bangalore. We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting. Who You Are You are a seasoned post-silicon engineer with 10+ years of experience in SoC bring-up, validation, and silicon debug. You have a strong grasp of CPU and SoC architectures, including RISC-V privilege modes, caches, coherency, and memory systems. You are comfortable debugging complex hardware/software interaction issues using lab tools and low-level software. You thrive in cross-functional environments and enjoy working closely with RTL, firmware, and software teams to solve hard problems. What We Need Lead first-silicon bring-up of RISC-V CPU–based SoCs and execute post-silicon validation plans. Debug silicon issues across CPU cores, interconnects, memory subsystems, peripherals, and high-speed interfaces. Develop and debug bare-metal tests, boot flows, and collaborate on Linux bring-up and driver validation. Provide actionable feedback, support ECO validation, and drive fixes for future silicon revisions. What You Will Learn Deep hands-on exposure to cutting-edge RISC-V SoCs, AI accelerators, and high-performance compute platforms. End-to-end ownership across the silicon lifecycle—from first silicon to stable production. Advanced silicon debug techniques spanning hardware, firmware, and operating systems. Opportunities to influence architecture, validation strategy, and future silicon direction in a highly visible role. Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer. This offer of employment is contingent upon the applicant being eligible to access U.S. export-controlled technology. Due to U.S. export laws, including those codified in the U.S. Export Administration Regulations (EAR), the Company is required to ensure compliance with these laws when transferring technology to nationals of certain countries (such as EAR Country Groups D:1, E1, and E2). These requirements apply to persons located in the U.S. and all countries outside the U.S. As the position offered will have direct and/or indirect access to information, systems, or technologies subject to these laws, the offer may be contingent upon your citizenship/permanent residency status or ability to obtain prior license approval from the U.S. Commerce Department or applicable federal agency. If employment is not possible due to U.S. export laws, any offer of employment will be rescinded.