Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.

Microsoft • Hyderabad, Telangana, India
Role & seniority: Principal Design Verification Engineer (senior/lead level)
Stack / tools: SoC/IP verification; UVM or C++ test benches; RTL debugging (Verilog); simulations/emulation; scripting (Python or Perl); formal verification (desirable); knowledge of high-speed protocols (DDR/HBM, PCIe, Ethernet)
Own or lead verification of complex flows at SOC, subsystem, or IP levels
Plan verification, define test scenarios with architecture/design teams, develop verification environments, run and debug simulations
Use random stimulus and coverage-based techniques, improve verification efficiency, coach/mentor team members
12+ years in design verification with track record delivering complex CPU/SoC IPs
Experience across product cycles (definition to silicon): test plans, test development, debugging, coverage signoff (UVM/C++)
RTL debugging (Verilog) and simulation/emulation; scripting (Python or Perl)
Formal property verification
Experience with AI/ML SoCs
Knowledge of high-speed protocols (DDR/HBM, PCIe, Ethernet)
Location & work type: Not specified in the provided text; no location or employment type details given
Overview Microsoft is a highly innovative company that collaborates across disciplines to produce cutting edge technology that changes our world. Microsoft’s Silicon team builds custom silicon for a diverse set of systems ranging from innovative consumer products like Xbox to high-performance Azure cloud servers, clients, and augmented reality. We are looking for a principal design verification engineer to work in the dynamic Microsoft Artificial Intelligence Silicon Engineering (AISiE) team. The candidate must be a highly motivated self-starter who will thrive in this cutting-edge technical environment. Microsoft’s mission is to empower every person and every organization on the planet to achieve more. As employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond.
Responsibilities The AISiE silicon team is seeking a passionate, driven, and intellectually curious computer/electrical engineer to deliver premium-quality designs once considered impossible. We are responsible for delivering cutting-edge, custom IP and SoC designs that can perform complex and high-performance functions in an extremely efficient manner. Own or lead verification of complex flows at the SOC, subsystem, or IP levels Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios. Learn about the design and interact with partner teams to define verification strategies and test plans Develop verification environments and run and debug simulations to drive quality Apply random-stimulus and coverage-based techniques to find bugs and meet test plan goals innovate to improve verification efficiency through methodologies or tools Coach and mentor others in your areas of expertise
Demonstrate Microsoft core values: Customer Focus, Adaptability, Collaboration, Growth Mindset, Drive for Results, Influence for Impact, Judgement, and Diversity & Inclusion
Qualifications 12+ more years of experience in design verification with a proven track record of delivering complex CPU or SoC IP’s Experience with verification for multiple product cycles from definition to silicon, including writing test plans, developing tests, debugging failures and coverage signoff in UVM or C++ Substantial background in debugging RTL (Verilog) designs as well as simulation and/or emulation environments Scripting language such as Python or Perl
This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.
Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.