🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Google • Zhubei, Taiwan, Taiwan
Role & seniority: Test Chip Engineer (experience-based; minimum 2 years, preference for 8 years; scope includes design/test engineering responsibilities)
Stack/tools: Silicon IC test environments (ATE for NPI/HVM), V93K, UltraFLEX; programming: Python, C++, Perl; bench gear: oscilloscopes, logic analyzers; DFx/DFT tooling (ATPG, MBIST, JTAG/IEEE 1149.1)
Test Chip ATE hardware/software bring-up; correlate ATE results with design/simulation models with foundries and design teams
Lead development of probe cards and load boards; ensure signal integrity via schematic entry and guided PCB layout
Enhance ATE platforms with automated test flows and pattern generation; implement Shmoo plots and Vmin/Vmax analyses to characterize performance across corners
Bachelor’s degree in Electrical/Computer Engineering, Computer Science, or related field; equivalent practical experience
2+ years in test chip design or product engineering; experience with industry-standard tools, languages, and methodologies for silicon ICs
Experience in ATE test development for NPI or HVM; knowledge of DFT techniques (ATPG, MBIST, JTAG/IEEE 1149.1)
Master’s degree in EE/CE/CS or related field
8+ years in test chip design or product engineering
Experience testing PCM, SRAM bit cells, Ring Oscillators, or thermal diodes
Proficiency with bench debugging (oscilloscopes, logic analyzers); understanding of High-Sp
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
In this role you will help build the Security Operation Centers (SoCs) that power these data centers by developing and deploying test solutions with Automatic Test Equipment (ATE) for high volume manufacturing at wafer fabrications and Outsourced Semiconductor Assembly and Tests (OSAT’s). This is an opportunity to create silicon and follow it into the field to close the loop back to design and test for the next generations of chips. You will drive ATE manufacturing testing to validate performance and screen bad devices. You will own all aspects of ATE testing, including wafer-sort, Final Test, and Burn-in, and work with cross functional teams to ensure the optimal test coverage in production to ensure quality SoCs.
The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.
We're the driving team behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.