🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Google • Mountain View, California, United States
Salary: $132,000 - $189,000 / year
Role & seniority
Stack / tools
OS / scripting: Linux, Python, Shell
Hardware/test: high-bandwidth oscilloscopes, Bit Error Rate Testers (BERTs), JTAG T32, Vector Network Analyzers (VNAs)
IP/platform scope: HSIO, MIPI MPHY, USB 3.2, PCIe, UFS, MIPI C-PHY/D-PHY, DisplayPort
Design/validation: IP bring-up, validation, PCB schematics/layout, manufacturing support
Automation / analysis: PyVISA, Pytest, Pandas, Pywinauto, PyAutoGUI (nice-to-have)
Validation methods: bare-metal and OS validation, ATE/SLT bench, DPPM-focused testing (nice-to-have)
Top 3 responsibilities
Own bench-level design validation and electrical compliance for HSIO interfaces (MIPI MPHY, USB 3.2), ensuring certification readiness across PVT
Characterize signal/power integrity using scopes, BERTs, VNAs; perform eye diagrams, jitter decomposition, and Rx tolerance analyses
Collaborate cross-functionally to root-cause PHY-level issues and protocol link-up failures; develop Python-based automation and end-to-end manufacturing test solutions
Must-have skills
BS in Electrical Engineering (or related field) or equivalent practical experience
3+ years in high-speed I/O validation focusing on MIPI, MPHY, or USB 3.2 electrical compliance & characterization
Proficiency in Linux, Python, and Shell scripting
Experience with lab equipment (oscilloscopes, BERTs, JTAG T32, VNAs)
IP bring-up, validation, PCB schematics/layout, and manufacturing supp
Bachelor's degree in Electrical Engineering or a related field, or equivalent practical experience.
3 years of experience in high-speed I/O validation, specifically focusing on MIPI, MPHY or USB 3.2 electrical compliance & characterization.
Experience in Linux, Python & Shell scripting.
Experience with lab equipment including high-bandwidth oscilloscopes, Bit Error Rate Testers (BERTs), JTAG T32 and Vector Network Analyzers (VNAs).
Experience in IP bring-up, validation, PCB schematics/Layout, and manufacturing support.
Experience debugging hardware issues using schematics and layouts.
Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science or a related field.
Experience with MPHY and USB-IF compliance testing and the official certification process.
Experience with advanced equalization techniques and their characterization.
Experience with Python-based automation (electrical measurement equipment, environmental chambers, etc.) and scripting (data analysis, manipulation, visualizations).
*** Experience with one or more of the following:** PyVISA, Pytest, Pandas, Pywinauto, PyAutoGUI.
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
As a HSIO IP Validation Engineer, you'll help evaluate, test, characterize, and qualify the High-Speed I/O (HSIO) IPs that are part of Google’s System-on-Chips (SoCs). In this role, you will be responsible for all aspects of post-silicon validation for critical HSIO interfaces like PCIe, USB, UFS, Mobile Industry Processor Interface (MIPI) (C-PHY/D-PHY), and DisplayPort that power our latest mobile phones, wearables, tablets, and laptops.
You will work closely with ASIC Architecture, Design, and DFT teams in pre-silicon stages to identify, advocate, and implement design for test/manufacturing/debug strategies. During the post-silicon phase, you will be responsible for PHY electrical validation, protocol compliance testing, and system-level interoperability. Your work will involve bare-metal and OS-based validation, PVT characterization, ATE-Bench/SLT-Bench correlation, and supporting complex cross-functional debugging efforts.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.
The US base salary range for this full-time position is $132,000-$189,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more
about benefits at Google [https: //careers.google.com/benefits/].