Full Description

Job Details: Job Description: About Altera Altera is a leading supplier of programmable hardware, software, and development tools that empower designers of electronic systems to innovate, differentiate, and succeed in their markets. With a broad portfolio of industry-leading FPGAs, SoCs, and design solutions, Altera enables customers to achieve faster time-to-market and exceptional performance in applications spanning aerospace and defense, industrial automation, cloud and data centers, communications, automotive, and edge AI. Formerly part of Intel Corporation, Altera has regained operational independence and is now majority-owned by Silver Lake, with Intel retaining a minority stake. Today, Altera’s mission is to deliver the world’s most advanced and efficient programmable technology and to become the #1 FPGA company in the world. Position Overview Altera is seeking a motivated Place & Route (P&R) Design Automation Engineer to join our Design Methodology and Automation organization. In this role, you will contribute to the development and support of automated P&R tools, flows, and methodologies used in next-generation FPGA silicon development. You will collaborate closely with physical design, CAD, and cross-functional engineering teams to improve quality of results (QoR), runtime efficiency, and overall flow robustness. This role is well-suited for an engineer with hands-on P&R or physical design experience who is looking to deepen technical expertise in semiconductor design automation. Key Responsibilities Work on Place & Route tools, flows, and methodologies for FPGA silicon design development. Contribute to the development of new methodologies for next-generation Place & Route flows and tool enhancements. Help maintain and improve existing P&R automation flows and infrastructure. Provide end-user support for flow tools, including debugging issues and promoting best practices. Develop and enhance scripts and automation utilities to improve usability, efficiency, and scalability. Support improvements in P&R quality of results (timing, power, congestion, density, and overall design closure). Assist in evaluating and testing new P&R tool capabilities and methodologies. Identify design or flow bottlenecks and implement practical optimizations. Collaborate closely with multi-geo teams across physical design, RTL, synthesis, and CAD to ensure robust end-to-end flow support. Document methodologies, flow updates, and usage guidelines. Salary Range The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance. $113,700 - $162,000 USD We use artificial intelligence to screen, assess, or select applicants for the position. Applicants must be eligible for any required U.S. export authorizations. Qualifications: Minimum Qualifications Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field, with 3+ years of industry experience in semiconductor design or design automation. 3+ years of hands-on experience in Place & Route (P&R), physical design, or design automation within FPGA or ASIC development environments. 3+ years of experience working with Place & Route tools and strong applied knowledge of P&R algorithms, methodologies, and design flows. 3+ years of experience using industry-standard EDA vendor tools (e.g., Synopsys and Cadence P&R tool suites) in production design environments. 3+ years of strong coding experience in Tcl, Perl, and Python for automation, scripting, and tool integration. 3+ years of experience working in Unix/Linux development environments. 3+ years of experience applying physical design fundamentals, including floorplanning, placement, clocking, routing, and static timing analysis (STA). 3+ years of experience debugging and resolving tool, flow, or design issues in a collaborative engineering environment. 3+ years of experience collaborating with cross-functional and/or multi-geo engineering teams to support design execution. Job Type: Regular Shift: Shift 1 (United States of America) Primary Location: San Jose, California, United States Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. About Altera Altera: Accelerating Innovators Altera provides leadership programmable solutions that are easy-to-use and deploy in applications from cloud to edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation. Altera is helping to shape the future through pioneering innovation that unlocks extraordinary possibilities for everyone on the planet. Don't see the dream job you are looking for? Click "Get Started" below to drop off your contact information and resume and we will reach out to you if we find the perfect fit.