SEAKR Engineering logo

Senior Verification Engineer

SEAKR Engineering Centennial, Colorado, United States

remotefull-time

Salary: $130,000 - $165,000 / year

Posted Feb 27, 2026

Role & seniority: Verification Engineer; senior-level (capable of leading a team and directing less senior engineers)

Stack/tools: SystemVerilog with UVM; Mentor Graphics Modelsim/Questasim; RTL analysis (Verilog), VHDL a plus; experience integrating verification IP; Ethernet/PCIe and DSP design exposure is a plus

Top 3 responsibilities

  • Develop verification and simulation strategies; create digital test plans and coverage metrics; perform design reviews

  • Build, maintain, and lead full UVM-based test environments and regression suites for complex devices

  • Diagnose advanced test failures, analyze code coverage, adjust sequences, and provide guidance to the verification team

Must-have skills

  • 10+ years of verification engineering experience

  • Strong SystemVerilog/UVM expertise; RTL analysis; ability to lead and mentor others

  • Proficiency with simulation tools (Modelsim/Questasim); ability to work under tight deadlines

Nice-to-haves

  • VHDL experience

  • Verifying Ethernet, PCIe designs; DSP verification; integrating verification IP

  • Location & work type: Remote possible, hybrid strongly preferred; US citizenship required

  • Other notes: Bachelor’s degree in Electrical Engineering or Computer Science (Master’s preferred); base pay $130k–$165k; annual bonus; rich benefits; eligible for paid leave; deadline 3/13/26

Full Description

Company Description Join SEAKR Engineering, a leading-edge provider of advanced electronics for space applications. Pushing the boundaries of technology on a mission to change the world for the better from space. Job Description SEAKR is currently seeking a Verification Engineer who is responsible for developing verification and simulation strategies, conducting design reviews, creating a digital test plan and providing coverage metrics. The Engineer is responsible for the construction and maintenance of simulation environments using System Verilog with UVM (Universal Verification Methodology), and performing and evaluating regression tests for a design under test. The candidate must be able to extract and derive test requirements and sequences for an interface or interfaces based on available design documentation and requirements. Ability to architect and construct full test environments for complex devices using UVM, including coverage, is required. The candidate shall be capable of diagnosing sophisticated test failures and filing results, and be capable of analyzing code coverage to adjust agent sequence behavior. Ability to provide direction to less senior verification engineers is required. Ability to lead a team of verification engineers to fully verify a device is required. Ability to use simulation tools such as Mentor Graphics Modelsim/Questasim for simulation debug and reporting is required. Ability to analyze Verilog RTL to diagnose test failures is required. Ability to analyze VHDL is a plus. Must be able to work effectively under pressure to meet tight deadlines. Experience verifying Ethernet and PCIe designs a plus. Experience using/integrating verification IP into existing environments a plus Experience verifying DSP related designs a plus. Qualifications A Bachelors degree in Electrical Engineering or Computer Science . A Master's Degree is preferred. A minimum of 10 years of verification engineering experience are required Additional Information

Compensation: Base pay range is $130,000-$165,000 per year, depending on qualifications. SEAKR has very rich medical, dental and vision insurance plans, along with a generous 401(k) retirement plan. In addition to base salary, employees are eligible for a year-end bonus. SEAKR offers a variety of paid leave, such as vacation, sick, bereavement, and FMLA. Remote work is possible, however hybird is strongly preferred. SEAKR is an Equal Opportunity Employer - All your information will be kept confidential according to EEO guidelines. US Citizenship Required Applications will be accepted until 3/13/26

Compensation: USD 130000 - USD 165000 - yearly

System VerilogUVMVerification StrategySimulationDigital Test PlanCoverage MetricsRegression TestsTest Requirements DerivationTest Environment ArchitectureTest Failure DiagnosisCode Coverage AnalysisTeam LeadershipModelsimQuestasimVerilog RTL AnalysisVHDL Analysismulti-location

Cookies & analytics consent

We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.

Read how we use data in our Privacy Policy and Terms of Service.