🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Apple • Beaverton, Oregon, United States
Role & seniority: Design Verification Engineer (mid-level); BS degree with ~3+ years’ experience
Stack/tools: SystemVerilog, UVM, OOP; verification methodologies and tools (simulators, waveform viewer, build/run automation, coverage); DV environment development (stimulus, checkers, assertions, trackers); UPF/power-aware verification; scripting (Python, Perl, TCL); potential use of LLMs to improve efficiency; exposure to PCIe/USB, DDR; formal verification and emulation are pluses
Establish DV methodology and develop scalable, portable verification environments
Create test plans, implement test-benches (stimulus, checkers, assertions), and manage coverage; debug and drive sign-off for RTL freeze and tape-out
Bring-up DV environment and full regression for IP/SoC features; track DV progress with metrics (bugs, coverage)
BS + ~3 years’ relevant experience
Strong SystemVerilog and UVM expertise; object-oriented programming
Experience with verification workflows: simulators, waveform viewers, automation, coverage collection
Ability to develop scalable test-benches and DV plans; debug/test-failure resolution
Scripting proficiency (Python, Perl, TCL); familiarity with power-aware verification (UPF) is a plus
LLM-enabled efficiency/quality improvements
Formal verification knowledge; emulation experience
Knowledge of PCIe/USB or DDR protocols
Experience with gate-level
At Apple, we work every single day to craft products that enrich people’s lives. Do you love working on challenges that no one has solved yet and changing the game? We have an opportunity for an outstandingly hardworking design verification engineer! As a member of our wide-ranging group, you will have the rare and extraordinary opportunity to craft upcoming products that will delight and encourage millions of Apple’s customers daily. This role is for a DV engineer who will enable us to produce fully functional first silicon for IP designs. The responsibilities include all phases of pre-silicon verification
including but not limited to: establishing DV methodology, test-plan development, verification environment development including stimulus and checkers, test-writing, debug, coverage, sign-off for RTL freeze and tape-out.
DESCRIPTION
In this role, you will be responsible for ensuring bug-free first silicon for part of the SoC / IP and are encouraged to develop detailed test and coverage plans based on the micro-architecture You are responsible for developing verification methodology suitable for the IP, ensuring a scalable and portable environment. You will get to develop verification environment, including all the respective components such as stimulus, checkers, assertions, trackers, coverage. A mindset to break the design is highly desirable. Furthermore, you will learn to develop verification plans for all features under your care, implement verification plans, including design bring-up, DV environment bring- up, regression enabling all features under your care, and debug of the test failures. You will also learn to develop block, IP and SoC level test-benches track and report DV progress using a variety of metrics, including bugs and coverage. You will also be expected to make use of LLM and related technologies to achieve efficient execution and improved quality.
MINIMUM QUALIFICATIONS
BS degree in technical subject area with minimum 3 years of proven experience or equivalent
PREFERRED QUALIFICATIONS
Strong knowledge of OOP, SystemVerilog and UVM Strong knowledge in developing scalable and portable test-benches Proven experience with verification methodologies and tools such as simulators, waveform viewer, build and run automation, coverage collection, gate level simulations Some working experience using LLMs for efficiency and quality Experience with power-aware (UPF) or similar verification methodology Knowledge of one of the scripting languages such as Python, Perl, TCL Some experience with serial protocols such as PCIe or USB, parallel protocol such as DDR is a plus but not required Knowledge of formal verification methodology is a plus but not required Knowledge of emulation for verification technologies is a plus but not required