🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Apple • Austin, Texas, United States
Role & seniority: Senior Engineering Leader, Silicon Design Verification; hands-on leadership overseeing one or more verification teams; reports to senior engineering leadership.
Stack/tools: SystemVerilog, UVM; assertion-based verification; formal verification; constrained-random testbenches; UPF low-power verification; coverage-driven methods; regression suites; performance modeling, emulation/prototyping experience; cross-functional interface with architecture, design, and software.
Lead, grow, and mentor verification engineers; provide technical guidance, career development, and performance management.
Define and execute verification strategy, plans, environments, and methodologies to meet performance, power, and area targets.
Collaborate across architecture, design, and software to ensure high-quality silicon with first-pass success; drive continuous improvement of verification efficiency and coverage.
BS with 20+ years in industry; 12+ years in ASIC/SoC verification; 3+ years in senior leadership managing teams.
Deep expertise in SystemVerilog, UVM, formal verification; coverage-driven and regression-driven verification.
Experience with low-power verification (UPF), high-speed interfaces (PCIe, USB, DDR), debugging complex SoCs; multi-site team leadership; strong communication.
At Apple, we push the boundaries of innovation to create extraordinary experiences for millions of users worldwide. We are seeking a Senior Engineering Leader – in the area of Silicon Design Verification to lead one or more high-caliber verification teams in developing cutting-edge silicon IPs. In this role, you will provide technical leadership, drive best practices, and ensure the first-pass success of our silicon designs. You will play a crucial role in architecting verification methodologies, managing project execution, and fostering a culture of technical excellence within your teams.
DESCRIPTION
As a hands-on leader, you will work closely with cross-functional teams to define and implement scalable, reusable, and efficient verification strategies. You will be expected to grow and guide a team of talented verification engineers, ensuring the highest quality silicon products that meet Apple’s performance, power, and area targets. Key Responsibilities include but not limited to lead, grow and mentor a team of verification engineers, providing technical guidance, career development, and performance management. Collaborate with architecture, design, and software teams to define verification requirements, drive verification strategy, planning, environment implementation and methodology. As well as define and execute functional and power-aware verification plans, focusing on test coverage, formal verification, and assertion-based verification using SystemVerilog and UVM methodologies. You also provide technical leadership by mentoring, reviewing team members' work, and fostering a culture of innovation and collaboration. And continuously refine verification strategies to improve efficiency, speed, and completeness.
MINIMUM QUALIFICATIONS
BS and a minimum of 20 years relevant industry experience
PREFERRED QUALIFICATIONS
12+ years of experience in ASIC/SoC verification, including at least 3 years in a senior leadership role managing teams of engineers. Experience with post-silicon validation and debug. Familiarity with performance modeling, emulation, or prototyping. Hands-on experience with low-power design verification (UPF methodology, clock gating, power intent validation, etc.). Understanding of mixed-signal interactions and analog modeling for verification. Background in high-speed interfaces (e.g., PCIe, USB, DDR), power-aware verification methodologies, formal verification, and constrained-random testbenches. Proven track record of delivering high-performance silicon with first-pass success. Deep expertise in SystemVerilog, UVM, and modern verification methodologies. Strong debugging and problem-solving skills for complex system-on-chip (SoC) designs. Experience leading multi-site teams and cross-functional collaboration with architecture, design, and software groups. Experience with coverage-driven verification methodologies and regression-driven verification strategies. Excellent communication and leadership skills, with a proven track record of developing high-performing teams and mentoring engineers.