🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Mogi I/O : OTT/Podcast/Short Video Apps for you • Austin, Texas, United States
Role & seniority: Mixed-Signal Verification Engineer / Senior Mixed-Signal Engineer / Staff Engineer (Senior-level; direct hire)
Stack/tools: Mixed-signal verification; Verilog/SystemVerilog; Cadence Virtuoso Schematics; Behavioral Modeling (BM) for analog-to-digital; UVM (preferred); experience with Synopsys and Cadence tools
Develop behavioral models of analog designs to enable digital verification
Conduct mixed-signal dynamic verification and write/simulate/debug Verilog/SystemVerilog
Create test plans and scalable testbench automation; collaborate across DSP, analog, and digital teams; present results and maintain coverage
5+ years in mixed-signal verification
Strong BM for analog-to-digital verification
Hands-on Verilog/SystemVerilog coding; familiarity with Virtuoso Schematics; basic analog design fundamentals
Experience with UVM
Background with Synopsys and Cadence verification tools
Knowledge of verification infrastructure (simulators, waveform viewers, coverage, automation); ability to build portable/scalable test environments; strong communication for test plans and results
Location & work type: Austin, TX; Full-Time; Onsite; Direct Hire; sponsorship likely (H1B/EAD eligible)
Titles
Mixed-Signal Verification Engineer – DSP (Austin) Senior Mixed-Signal Engineer – Verification (Austin) Analog/Mixed-Signal Verification Engineer (Austin, TX) DSP Verification Engineer – Mixed-Signal (Austin) Mixed-Signal Behavioral Modeling Engineer (Austin) Senior AMS Verification Engineer – DSP (Austin) Mixed-Signal Design & Verification Specialist – UVM (Austin) Semiconductor Verification Engineer – Mixed-Signal/DSP (Austin) Mixed-Signal Functional Verification Engineer (Austin) IC Verification Engineer – Mixed-Signal DSP (Austin) Staff Engineer – Mixed-Signal Verification (Austin)
Work Type: Full-Time | Onsite (Austin, Texas)
Experience Required: 5+ Years
Employment Type: Direct Hire (Core Team, Well-Funded Startup)
Sponsorship: Likely H1B/EAD eligible
About The Client
Our client is a Series-D semiconductor innovator, specializing in programmable coherent DSP solutions powering cloud and AI infrastructure. Their breakthrough DSP technology is foundational to high-speed data center interconnects — enabling faster, more efficient cloud and AI communications. Backed by $180MM investment from Kleiner Perkins, Spark Capital, Mayfield, and Fidelity, this firm is out of stealth and scaling rapidly to support the future of AI-driven connectivity.
Job Overview
The role focuses on mixed-signal verification for advanced DSP-based communication and AI interconnect chips. You’ll develop behavioral models for analog blocks, run mixed-signal dynamic verification, and collaborate with world-class analog and digital design teams to validate next-gen coherent DSP solutions.
Key Responsibilities
Perform behavioral modeling (BM) of analog designs to enable digital verification. Conduct mixed-signal dynamic verification (without AMS) using chip-level digital design tools. Write, simulate, and debug Verilog/SystemVerilog code for verification. Use Cadence Virtuoso Schematics to interface with analog designs. Develop test plans, verification strategies, and scalable testbench automation. Collaborate with DSP, analog, and digital engineering teams to validate high-speed designs. Present verification results, maintain coverage metrics, and ensure first-pass success in silicon.
Minimum Qualifications
5+ years of mixed-signal verification experience. Strong background in Behavioral Modelling (BM) for analog-to-digital verification. Hands-on Verilog/SystemVerilog verification coding. Familiarity with Virtuoso Schematics. Basic understanding of analog design fundamentals.
Preferred Qualifications
Experience with UVM (Universal Verification Methodology). Background working with both Synopsys and Cadence verification tools. Understanding of advanced verification infrastructure – simulators, waveform viewers, coverage, execution automation. Proven track record of building portable/scalable test environments. Strong communication skills; ability to write test plans, document results, present to multi-functional teams.