Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
AMD • Markham, Ontario, Canada
Salary: USD 96,800–145,200 per year
Role & seniority: Senior/Experienced Memory Sub-system Validation Engineer (pre- and post-silicon) focused on HBM and datacenter memory for AMD’s machine learning and HPC offerings.
Stack/tools: High-Bandwidth Memory sub-system; SoC memory architecture; Unified Memory controller; PHY design; high-speed IO; DRAM devices; calibration/training; lab tools (JTAG, I2C, testers); Linux/Windows; programming (C/C++, Python); lab environment experience.
Develop and execute pre- and post-silicon validation plans for HBM functional and electrical validation (PVT/shmoo characterization).
Debug and root-cause post-production issues; drive resolution and corrective actions; mentor teammates.
Collaborate across disciplines (DRAM architecture, memory controller, Software, PHY) to align validation plans and shepherd memory-related silicon issues from design to production.
Deep knowledge of high-speed memory technologies and HBM subsystems
Experience with DRAM validation and lab debugging
Strong debug skills, issue resolution, and cross-functional collaboration
Proficiency in C/C++, Python; comfortable on Linux/Windows; hands-on with lab/test equipment
SoC validation/verification experience for HBM subsystems
Experience driving post-silicon debug and cross-team remediation
Familiarity with industry testers, JTAG/I2C, memory calibration/training, and ML/HPC memory use cases
Experienc
WHAT YOU DO AT AMD CHANGES EVERYTHING
At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.
The Role
The Datacenter Graphics and Accelerated Computing Validation Team is looking for a dynamic and energetic person to join our growing post-silicon validation team. The High-Bandwidth Memory (HBM) sub-system is a niche technology, that delivers industry leading Datacenter solutions for Machine Learning (ML), and High-Performance Computing (HPC). Memory Validation engineer is responsible to drive and deliver pre- and post-silicon validation and characterization of on-die HBM or off-die DDR Memory on AMD’s Datacenter GPU (Machine Instinct product). In this wide-ranging role, validation engineer is the critical interface between various teams; DRAM architecture & product engineering, Memory Controller Design and Software, DDR PHY, to ensure that advanced memory technologies are delivered from architecture to mass production to AMD’s quality and industry standards. The validation team fosters and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development.
The Person
An experienced self-starter with the ability to execute complex test plans independently and collaborate with cross-function teams to debug and resolve issues. As a valued team member, you are expected to lead by example, and mentor junior engineers. You should be hands-on with lab tools and comfortable working in a lab environment.
Key Responsibilities
Memory Sub-system Validation Engineer’s responsibility includes all aspects of pre- and post-silicon validation from planning, execution and debug. Develop and execute test plans for HBM Functional and Electrical Validation (PVT Shmoo Characterization). The sought-after candidate possess extensive knowledge of high bandwidth memory subsystem, including SoC memory architecture, Unified Memory controller, PHY design and high speed IO interface, DRAM device, and associated calibration/training mechanisms.
Key Qualifications
Ability to apply knowledge of other high-speed, high-performance memory technologies Experience working with major DRAM memory vendors and validation of DRAM device is a plus. Debug skills to root cause post-production issues, customer returns Proven ability to drive resolution of critical problems, Able to comfortable working in lab environment
preferred Experience
Significant experience in SoC validation, verification and debug of High-Bandwidth Memory sub-system Develop functional, electrical validation plans for memory features, align cross-functional teams on the support and validation plans Drive debug in post silicon, root-cause problems and steer the team to the best corrective action to move forward Collaborate and drive memory related silicon issues across multi-functional teams: Design, Verification, Silicon Validation, Productization, System Hardware and Software Hands-on experience in using industry standard JTAG, I2C, Tester and Lab tools Strong programming skills (C/C++, Python) and comfortable working on Linux or Windows platforms Experience in developing test cases for Machine Learning, High Performance Computing Able to work as a team and work efficiently in a dynamic environment and on multiple projects
Academic Credentials
Bachelors or Masters in Electrical or Computer Engineering
Markham, Canada
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.