Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
AMD • Bengaluru, Karnataka, India
Salary: USD 0 per year
Role & seniority: SMTS Silicon Design Engineer (Senior Member of Technical Staff)
Stack/tools: SystemVerilog, UVM, SystemVerilog Assertions (SVA); RTL verification; Gatesim; Analog Mixed-Signal simulations; UPF low-power RTL verification; digital-analog cosims (desirable)
Verify IP features: test plan creation, RTL/gatesim/AMS verification
Develop methodology-based verification testbenches/components (UVM) for various IP features
Ensure quality deliverables via regressions and achieve high/100% verification coverage; participate in reviews with design/architecture teams
13+ years of experience
Expertise in SystemVerilog, UVM-based testbench architectures, and SVA
code and functional coverage expertise; strong debugging/problem-solving
strong digital design knowledge; excellent communication
exposure to UPF-based low-power RTL verification
Prior team leadership
PLL verification and mixed-signal verification methodologies
Experience with digital-analog co-simulations (cosims)
Location & work type: Location not specified; work type not stated in posting
WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.
SMTS SILICON DESIGN ENGINEER
Verification of IP features: Test plan creation, Verification of the IP in RTL, Gatesim and Analog Mixed Signal simulations. Create methodology-based (UVM) verification testbenches and components from scratch for various IP features. Quality deliverables through regressions
Verification coverage: code-coverage, functional coverage, assertions, to achieve 100% verification completeness Reviews, and feedback to design/architecture teams.
Benefits offered are described: AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.