🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Cookies & analytics consent
We serve candidates globally, so we only activate Google Tag Manager and other analytics after you opt in. This keeps us aligned with GDPR/UK DPA, ePrivacy, LGPD, and similar rules. Essential features still run without analytics cookies.
Read how we use data in our Privacy Policy and Terms of Service.
🤖 15+ AI Agents working for you. Find jobs, score and update resumes, cover letter, interview questions, missing keywords, and lots more.
Mediatek • 贺费, Yunnan, China
Role & seniority: Technical Lead, Design Verification (AMS IP), with seniority preference 3+ years leading a DV group/team.
Stack/tools: UVM-based verification; Verilog/SystemVerilog; SystemVerification (SVA); test bench development; RTL and gate-level simulations; DV tools and methodologies; scripting (Unix/Linux shell, Python, Perl, Makefile); version control (Perforce/ClearCase).
Lead DV efforts from specification to test plan, configurable test bench, drivers/checkers, and test suites to achieve functional and code coverage goals.
Provide technical guidance, planning, and resource management to meet project deliverables; foster method/process improvements.
Develop scalable portable test benches, assertions, reference models; collaborate with global teams (architecture, design, verification, post-silicon) to address DV needs.
3+ years as Technical Lead in Design Verification; 3+ years ASIC functional verification experience.
Strong knowledge of ASIC design, digital design, and UVM-based verification.
Proficient with UVM, Verilog/SystemVerilog, SVA; test bench development, debugging, and coverage closure.
Experience with DV development lifecycle from spec to test plan to test bench and test suite.
Verification experience on analog/mixed-signal IPs or SERDES (USB, UFS, PCIe, DDR-PHY).
Power-aware and gate-level simulations; scripting/automation (Python, Perl, Unix shell); r
Job Description
Work in AMS IP Design Verification, in UVM-based verification environment. Work in DV process from specification to test plan, to configurable test bench, drivers and checkers development, to test suite building to meet functional and code coverage goals Act as Technical Lead of a Design Verification group/team by providing technical guidance, planning schedule and resource to meet requirement for project deliverables, fostering methodology advancement, and so on. Apply wide range of Digital and/or AMS DV skills to help and support AMS IP or Chip DV Teams to establish or enhance new or existing DV capabilities, including but not limited to developing scalable and portable Test bench, test cases, drivers, checkers, assertions and reference models, and running RTL and Gate Level simulations and reaching all coverage closures. Communicate and collaborate with global architecture, design, verification, and post-Silicon testing teams to address new needs or requirement on DV Support. Contribute to continuous improving on AMS DV process for better quality and efficiency through methodology and process improvements.
Requirement
Quick learner with strong critical thinking and creative problem-solving skills. Solid knowledge in ASIC design process, digital design and UVM-based design verification methodologies.
Proficient on using design and verification languages: UVM, Verilog, System Verilog, and System Verilog Assertions (SVA). Proficient on Design Verification tools and techniques, including test bench development, simulation, debugging and coverage closure, etc. Knowledge on Design Verification development process, from specification to test plan, to configurable test bench, drivers and checkers development, to test suite building to meet functional and code coverage goals, 3+ year Experience as Technical Lead of a Design Verification group/team is preferred. 3+ years ASIC functional verification hands-on work experience, preferably with some verification experience on analog mixed signal IPs or SERDES IPs, such as USB, UFS, PCIe, DDR-PHY, etc. Power-aware simulations and gate level simulations is a plus
Scripting and automation skills: Unix/Linux shell programming, Perl, Python, Makefile, and revision management (e.g., Perforce, ClearCase, etc.) is a plus. Knowledge of Analog Mixed-Signal Design Fundamentals and analog behavioral modeling is a plus
Familiar with programming languages: C, C++, and/or SystemC is a plus. Show more Show less